デザイン・ファイル
1 設計・ファイル
-
シミュレーションとモデル
PCA9698 IBIS model
40-Bit Fm+ I2C-Bus Advanced I/O Port with RESET, OE and INT
PCA9698 アラートの受信
The PCA9698 provides 40-bit parallel input/output (I/O) port expansion for I2C-bus applications organized in 5 banks of 8 I/Os. At 5 V supply voltage, the outputs are capable of sourcing 10 mA and sinking 25 mA with a total package load of 1 A to allow direct driving of 40 LEDs. Any of the 40 I/O ports can be configured as an input or output.
The PCA9698 is the first GPIO device in a new Fast-mode Plus (Fm+) family. Fm+ devices offer higher frequency (up to 1 MHz) and longer, more densely populated bus operation (up to 4000 pF).
The device is fully configurable: output ports can be programmed to be totem-pole or open-drain and logic states can change at either the Acknowledge (bank change) or the Stop Command (global change), each input port can be masked to prevent it from generating interrupts when its state changes, I/O data logic state can be inverted when read by the system controller.
An open-drain interrupt output pin (INT) allows monitoring of the input pins and is asserted each time a change occurs in one or several input ports (unless masked).
The Output Enable pin (OE) 3-states any I/O selected as output and can be used as an input signal to blink or dim LEDs (PWM with frequency > 80 Hz and change duty cycle).
A 'GPIO All Call' command allows to program multiple Advanced GPIOs at the same time even if they have different I2C-bus addresses. This allows optimal code programming when more than one device needs to be programmed with the same instruction or if all outputs need to be turned on or off at the same time (for example, LED test).
The Device ID, hard coded in the PCA9698, allows the system controller to read manufacturer, part type and revision information.
The SMBus Alert feature allows the SMBALERT pins of multiple devices with this feature to be connected together to form a wired-AND signal and to be used in conjunction with the SMBus Alert Response Address.
The internal Power-On Reset (POR) or hardware reset pin (RESET) initializes the 40 I/Os as inputs. Three address select pins configure one of 64 target addresses.
The PCA9698 is available in 56-pin TSSOP and HVQFN packages and is specified over the -40 °C to +85 °C industrial temperature range.
製品詳細
ブロック図
Features
Key Features
- 1 MHz fast-mode plus I2C-bus serial interface
- Compliant with I2C-bus fast-mode (400 kHz) and standard-mode (100 kHz)
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 40 configurable I/O pins that default to inputs at power-up
- Active LOW SMBus alert (SMBALERT) output pin allows to initiate SMBus 'alert response address' sequence. Own target address sent when sequence initiated
- Active LOW reset (RESET) input pin resets device to power-up default state
- GPIO all call address allows programming of more than one device at the same time with the same parameters
- 64 programmable target addresses using 3 address pins
- Readable device ID (manufacturer, device type and revision)
- Designed for live insertion in PICMG applications
- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: TSSOP56 and HVQFN56
Inputs
- Open-drain active LOW Interrupt (INT) output pin allows monitoring of logic level change of pins programmed as inputs
- Programmable interrupt mask control for input pins that do not require an interrupt when their states change
- Polarity inverter register allows inversion of the polarity of the I/O pins when read
PICMG Applications
- Minimize line disturbance (IOFF and power-up 3-state)
- Signal transient rejection (50 ns noise filter and robust I²C-bus state machine)
部品番号： PCA9698BS, PCA9698DGG.
設計・リソース
エンジニアリング・サービス
NXPから直接サポートを受けるには、以下のサイトをご覧ください。 エンジニアリング・サービス.
1 エンジニアリング・サービス
-
インディペンデントデザインハウス (IDH)
Embedded Software Design
本製品をサポートするパートナーの一覧は、 パートナーマーケットプレイス.