S32N5 Vehicle Super-Integration Processor

  • 本ページには、試作段階の製品に関する情報が含まれています。記載されている仕様および情報は、予告なく変更される場合があります。詳細については、担当営業までお問い合わせください。

画像にカーソルを合わせると拡大表示されます。

ブロック図

S32N55 Product Features

S32N5 Block Diagram

Features

Processors

  • 16x split-lock Arm® Cortex®-R52 cores operating at up to 1.2 GHz
  • Arm Neon™ Single Instruction Multiple Data (SIMD) technology
  • Lockstep Arm® Cortex®-M7 System Manager
  • Lockstep Arm Cortex-M7 Communication Manager

Memory

  • 48 MB Platform SRAM, 3 MB System Memory SRAM and 4 MB L2 Cache SRAM
  • 2x channel NVM interface supporting serial, quad and octal NOR memory
  • eMMC 5.1 NAND flash and SD Card/SDIO flash support
  • LPDDR4X flash and LPDDR4X/5/5X DRAM interfaces for memory expansion

Real-Time Applications Integration

  • Full on-chip hardware isolation and virtualization for isolated, mixed-criticality applications
  • Core-to-pin virtual hardware isolation technology supports freedom from interference

Functional Safety

  • System manager, consisting of a lockstep Cortex-M7 processor core, manages functional safety
  • Hardware provides freedom from interference and virtualized Quality of Service (QoS) mechanisms for shared resources
    • Keeps fault impact at the integrated ECU level with local reactions
    • Runtime operating mode, safe stop and reset all controlled individually for each integrated ECU, reducing the number of faults that lead to SoC reset
  • Processor developed according to processes that are certified to ISO 26262 for ASIL D functional safety

Security

  • The integrated HSE2 security engine provides advanced, future-proof security capabilities and high performance, enabling a post-quantum hardware root-of-trust, fast secure boot, secure debug and secure update; real-time, high-speed message signing, authentication and encryption for secure communications; and more
    • Secure boot, security services and key management
  • Public key infrastructure and side-channel attack resistance
  • Distributed security approach to provide increased availability of security services, increased parallelism of security operations, clearer prioritization between tasks and minimizes latency
  • Developed according to cybersecurity processes that are certified to ISO/SAE 21434, UN R155 and also targeted for SESIP Level 2 certification

Communications and Networking

  • Lockstep Arm Cortex-M7 to manage communication traffic
  • CAN Hub virtualizes CAN I/O and allows applications to share the same CAN I/O pins, allows CAN frames to be routed to multiple FlexCAN controllers and offloads CAN-to-CAN routing from the host core
  • 24x CAN FD, 4x CAN XL, 10x LIN and 1x 2-ch FlexRay® interfaces
  • Integrated dual-port Time-Sensitive Networking (TSN) Gigabit Ethernet switch
  • 2x Ethernet MACs each operating from 10 Mbit/s to 2.5 Gbit/s and supporting MII / RMII / RGMII / SGMII / OC-SGMII
  • PCI Express Gen 4 (Root Complex) x1/x2

ドキュメント

クイック・リファレンス ドキュメンテーションの種類

1-10 件/全 12 ドキュメント

コンパクトリスト

アプリケーション・ノート (1)
ファクト・シート (1)
レポートまたはプレゼンテーション (10)

設計・リソース

ソフトウェア

クイック・リファレンス ソフトウェア・タイプ.

4 ソフトウェア・ファイル

注: より快適にご利用いただくために、ソフトウェアのダウンロードはデスクトップで行うことを推奨します。

トレーニング

1 トレーニング

  • オンデマンドウェビナー

    IPCF PCIEのデモ

    アカウントが必要です