Dual 5-Bit Multiplexed 1-Bit Latched I2C EEPROM DIP Switch

PCA9560

The PCA9560 is a 20-pin CMOS device consisting of two 6-bit non-volatile EEPROM registers, 5 hardware pin inputs and a 5-bit multiplexed output with one latched EEPROM bit. It is used for DIP switch-free or jumper-less system configuration and supports Mobile and Desktop VID Configuration, where 3 preset values (2 sets of internal non-volatile registers and 1 set of external hardware pins) set processor voltage for operation in either performance, deep sleep or deeper sleep modes. The PCA9560 is also useful in server and telecom/networking applications when used to replace DIP switches or jumpers, since the settings can be easily changed via I2C/SMBus without having to power down the equipment to open the cabinet. The non-volatile memory retains the most current setting selected before the power is turned off.

The PCA9560 typically resides between the CPU and Voltage Regulator Module (VRM) when used for CPU VID (Voltage IDentification code) configuration. It is used to bypass the CPU-defined VID values and provide a different set of VID values to the VRM, if an increase in the CPU voltage is desired. An increase in CPU voltage combined with an increase in CPU frequency leads to a performance boost of up to 7.5pct. Lower CPU voltage reduces power consumption. The main advantage of the PCA9560 over the older PCA9559 device in this application is that it contains two internal non-volatile EEPROM registers instead of just one, allowing three independent settings (performance operation, deep sleep mode and deeper sleep mode) instead of only two (performance operation and deep sleep mode). The PCA9560 is footprint compatible and a drop-in replacement for the PCA9559, without any software modifications required.

The PCA9560 has 2 address pins allow up to 4 devices to be placed on the same I2C bus or SMBus.

製品詳細

ブロック図

図を選択する。:

PCA9560 Block Diagram

PCA9560 Block Diagram

Block diagram: PCA9555BS, PCA9555D, PCA9555DB, PCA9555HF, PCA9555N, PCA9555PW

図を取得する PDF

Features

Key Features

  • 5-bit 3-to-1 multiplexer, 1-bit latch DIP switch
  • 5-bit external hardware pins
  • Two 6-bit internal non-volatile registers, fully pin-to-pin compatible with PCA9559
  • Selection between the two non-volatile registers
  • Selection between non-volatile registers and external hardware pins
  • I2C/SMBus interface logic
  • Internal pull-up resistors on input pin and control signals
  • Active high write protect on input controls the ability to write to the non-volatile registers
  • 2 address pins, allowing up to 4 devices on the I2C-bus
  • 5 open drain multiplexed outputs
  • Open drain non-multiplexed output
  • Internal 6-bit non-volatile registers programmable and readable via I2C-bus
  • External hardware 5-bit value readable via I2C-bus
  • Multiplexer selection can be overridden by I2C-bus
  • Operating power supply voltage 3.0 V to 3.6 V
  • 5 V and 2.5 V tolerant inputs/outputs
  • 0 to 400 kHz clock frequency
  • ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
  • Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA.
  • Package offering: SO20, TSSOP20

部品番号： PCA9560PW.

ドキュメント

クイック・リファレンス ドキュメンテーションの種類.

フィルタ

1-5 の 8 ドキュメント

全て表示

デザイン・ファイル

フィルタ

2 設計・ファイル

ハードウェア

フィルタ

1 ハードウェア提供

エンジニアリング・サービス

2 エンジニアリング・サービス

本製品をサポートするパートナーの一覧は、 パートナーマーケットプレイス.

サポート

お困りのことは何ですか？?

検索