


Contents	
5	UART: 1, 2 & 3
6	USB PHY
7	CAN
8	SERIAL TO USB
9	ELEVATORS

Revisions			
Rev	Description	Date	Approved
X1	Initial Draft	09/08/09	JC
X2	USB PHY: Use Port B instead of A on MIC2026 ENB - USB_VBUS_EN(Elevator Primary B35) FLGB - USB_VBUS_OC (Elevator Primary A35) OUTB - USB_VBUS (Elevator Primary A57) & USB Host (A) Power	09/09/09	JC
X3	USB PHY: Use Port B instead of A on MIC2026 ENB - USB_VBUS_EN(Elevator Primary B35) FLGB - USB_VBUS_OC (Elevator Primary A35) OUTB - USB_VBUS (Elevator Primary A57) & USB Host (A) Power	09/17/09	Eduardo Montañez
X4	Remove termination resistors for TX pins on the Ethernet PHY J1 & J2 were added to enable the PWR DWN mode. The Strap function headers were changed to SMT At the USB PHY, ULP1 circuit I added the 150UF & 1uF caps and 4.7 UF cap for HOST /OTG modes For USB host A, added the pull up resistors: 15K ohms connected to USB_DP_PDOWN/USB_DM_PDOWN	09/22/09	Eduardo Montañez
X5	Change CAN/SPI/ETH INT HDRs Changed 33 ohms resistors and 0.1uF to 0402 Add 3 pin HDR for OTG/HOST select	09/29/09	JC
X6	Change PWM/GPIO HDR for SMT	09/30/09	JC
X7	Change 2 CAPS and 1 HDR part numbers	10/08/09	JC
A	Released for Production	10/09/09	JC
A3	Fist draft for Rev B.	02/02/2010	JC
A4	Modify PWRDOWN_INT_A and PWRDOWN_INT_B connetions to IRQ_H & IRQ_F	02/03/2010	JC
A5	USB PHY with OTG config only Replace RJ45 PN.	02/05/2010	JC
A6	USB PWR nets renamed	02/05/2010	JC
A7	Adding a P-MOSFET at the USB OTG circuit	02/24/2010	JC
B	Released for Production	03/08/2010	JC
B1	OTG USB interface changes	07/12/2010	JC
C	Production Release	08/05/2010	JC

		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78755-8588	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer: Dafné Sánchez		ICAP Classification: FCP: FLQ: X PUB:	
Drawing Title: TWR-SER2			
Drawn by: Dafné Sánchez		Page Title: TITLE PAGE	
Approved: Clark Jarvis		Document Number: SCH-26185 PDF: SPF-26185	
Size: C		Rev: C	
Date: Thursday, August 05, 2010 Sheet 1 of 9			



1. Unless Otherwise Specified:

- All resistors are in ohms, 5%, 1/8 Watt
- All capacitors are in uF, 20%, 50V
- All voltages are DC
- All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.




3. Device type number is for reference only. The number varies with the manufacturer.



4. Special signal usage:




- _B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

ICAP Classification:		FCP: _____	FIUC: X PUBL: _____
Drawing Title:			
TWR-SER2			
Page Title:			
NOTES			
Size	Document Number	SCH-26185 PDF: SPF-26185	Rev
C			C
Date:	Thursday, August 05, 2010	Sheet 2	of 9











USB PHY OTG






CAN BUS



ICAP Classification:		FCP: _____	FIUC: X
Drawing Title:		TWR-SER2	
Page Title: CAN			
Size	Document Number	Rev	
C	SCH-26185 PDF: SPF-26185	C	
Date: Thursday, August 05, 2010		Sheet 7	of 9



SERIAL TO USB



freescale
semiconductor

ICAP Classification: FCP: _____ FIUC: X PUBL: _____
Drawing Title: **TWR-SER2**

Page Title: **SERIAL TO USB**



Size C	Document Number SCH-26185 PDF: SPF-26185	Rev C
Date: Thursday, August 05, 2010	Sheet 8	of 9



ELEVATOR CONNECTIONS

Primary_Elevator_PCB_Edge

Secondary_Elevator_PCB_Edge



freescale
semiconductor

ICAP Classification: FCP: _____ FIUC: X PUBL: _____
Drawing Title: _____

TWR-SER2

ELEVATORS

Size	Document Number	Rev
C	SCH-26185 PDF: SPF-26185	C

Date: Thursday, August 05, 2010 Sheet 9 of 9