






Motorola SPS TSPG -TECD ColdFire Group		
Title		
M5282EVB Evaluation Board for the Motorola MCF5282 Microcontroller		
Size	Document Number	Rev
A	CAN Transceiver/Connector	1.0
Date:	Tuesday, November 12, 2002	Sheet 2 of 13






MOTOROLA SPS TSPG-TECD ColdFire Group			
Title	M5282EV Evaluation Board for the Motorola MCF5282 Microcontroller		
Size	Document Number	Rev	1.0
C	Expansion Connectors		
Date	Tuesday, November 12, 2002	Sheet	5 of 13



NOTE: Alternative FSRAM's with the same PCB footprint and functionality are :- Samsung K7B403625M, Cypress CY7C1345 & IDT 71V3577.



Micron MT58L128L36F1 (not populated at assembly)

MOTOROLA SPS TSPG - TECD ColdFire e Group

Title
M5282EVB Evaluation Board for the Motorola MCF5282 Microcontroller

Size A	Document Number Static RAM	Rev 1.0
-----------	-------------------------------	------------


Date: Tuesday, November 12, 2002 Sheet 7 of 13

OFF - SW1 - ON		
Chip Config. Off	1	Chip Config. On
JTAG Interface Enabled	2	BDM Interface Enabled
Encoded Clock Mode	3	Encoded Clock Mode
Encoded Clock Mode	4	Encoded Clock Mode
Encoded Oper. Mode	5	Encoded Oper. Mode
Encoded Oper. Mode	6	Encoded Oper. Mode
Encoded Oper. Mode	7	Encoded Oper. Mode
Encoded Oper. Mode	8	Encoded Oper. Mode
Encoded Boot Device	9	Encoded Boot Device
Encoded Boot Device	10	Encoded Boot Device
Partial Bus Drive	11	Full Bus Drive
Encoded Address Mode	12	Encoded Address Mode
Encoded Address Mode	12	Encoded Address Mode


Encoded Clock Mode	SW1-3	SW1-4	Mode	Encoded Operating Mode	SW1-5	SW1-6	SW1-7	Mode
OFF	OFF	OFF	External Clock - (No PLL)	OFF	X	X	Reserved	Reserved
OFF	ON	OFF	1:1 PLL	ON	OFF	ON	Reserved	Reserved
ON	OFF	OFF	Normal PLL operation (Ext. Clock)	ON	OFF	OFF	Factory Test	Factory Test
ON	ON	ON	Normal PLL operation (Ext. Crystal)	ON	ON	OFF	Single Chip	Single Chip
ON	ON	ON		ON	ON	ON	Master	Master

Encoded Boot Device (Port Size)	SW1-8	SW1-9	Mode	Encoded Address/Chip Select Mode	SW1-11	SW1-12	Mode
OFF	OFF	OFF	Internal (32-bit)	OFF	OFF	PF[7:5] = -CS[6:4]	
OFF	ON	OFF	External (16-bit)	OFF	ON	PF7 = -CS6, PF[6:5] = A[22:21]	
ON	OFF	OFF	External (8-bit)	ON	OFF	PF[7:6] = -CS[6:5], PF[5] = A21	
ON	ON	ON	External (32-bit)	ON	ON	PF[7:5] = A[23:21]	

NOTE: Please place these tables on the silkscreen on the topside of the PCB close to SW1.












IMPORTANT NOTE: ONLY a 3.3V BDM debugging cable can be used with the MCF5282 processor.




IMPORTANT NOTE: THE -RSTO SIGNAL MUST BE USED TO DRIVE THE OUTPUT ENABLE PINS OF U7 TO ALLOW THE D16, D17, D18, D19, D21, D24, D25 & D26 SIGNALS TO BE LATCHED CORRECTLY BY THE MCF5282 FOR CONFIGURATION AT RESET.

MOTOROLA SPS TSPG - TECD ColdFire Group		
Title	M5282EVB Evaluation Board for the Motorola MCF5282 Microcontroller	
Size	Document Number	Rev
B	BDM/JTAG Header and Chip Configuration.	1.0
Date:	Tuesday, November 12, 2002	Sheet 8 of 13






NOTE: signal tracks between the clock circuits and the MCF5282 (U2) should be minimised.



Clock Selection	JP25	JP26	JP27
External Clock	ON	1-2	ON
Oscillator	OFF	1-2	ON
Crystal	ON	2-3	OFF *

* = Default Setting



NOTE: Place TP8 & TP9 at the corners of the PCB to allow easy connection of 'scope probe ground leads.

Important Note - all unconnected pull-up and pull-down resistor pack connections, on all schematics pages, need to be connected to an unmasked via.

MOTORLA SPS TSPG -TECD ColdFire Group		
Title		
M5282EVB Evaluation Board for the Motorola MCF5282 Microcontroller		
Size	Document Number	Rev
A	Pull-ups and Test Points.	1.0
Date:	Tuesday, November 12, 2002	Sheet 11 of 13

