















REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	- Prototype board	09/25/2013	
B	- Release to production. - Change RTC crystal 12.5pF load (sht3) - Add Target jtag/swd isolation buf (sht 2) - Add Target reset swt (sht 3)	10/23/2013	
B1	- document cleanup: "LPC15xx" references changed to "LPC11U68".	3/20/2015	



CONTRACT NO.		LINK2 LPC4322	
APPROVALS	DATE	NXP Semiconductors	
DRAWN d.consiglio	3/20/2015	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED		SIZE D	DWG. NO. Xpresso-LPC11U68
ISSUED	10/23/13	REV B	
SCALE		SHEET 1 OF 04	






REVISIONS			
REV	DESCRIPTION	DATE	APPROVED






LPC11U68 Target does not have trace.

CONTRACT NO.		LINK LPC4320	
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN d.consiglio	3/20/2015	SIZE FSCM NO.	DWG. NO. Xpresso-LPC11U68
CHECKED		REV	B
ISSUED	10/23/13	SCALE	SHEET 2 OF 04

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




ISP Boot Modes		
Mode	PIO0_1	PIO0_3
No ISP (Flash)	high	X
USB	low	high
UART0	low	low



CONTRACT NO.		Target LPC1U68	
APPROVALS	DATE	NXP Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	d.consiglio		
CHECKED		SIZE	D
ISSUED	10/23/13	FWSCM NO.	D
		DWG. NO.	Xpresso-LPC11U68
		REV	B
		SCALE	SHEET 3 OF 04




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

PMOD compatible header



PMOD pin function	LPC11U68 supported function
Pin 1: GPIO/SPI-SSEL(out)/UART-CTS(in)	GPIO/SPI-SSEL(out)
Pin 2: GPIO/SPI-MOSI(out)/UART-TXD(out)	GPIO/SPI-MOSI(out)
Pin 3: GPIO/SPI-MISO(in)/UART-RXD(in)	GPIO/SPI-MISO(in)
Pin 4: GPIO/SPI-SCK(out)/UART-RTS(out)	GPIO/SPI-SCK(out)
Pin 5: GND	GND
Pin 6: VCC(3.3V)	VCC(3.3V)
Pin 7: GPIO/INT(in)	GPIO/INT(in)
Pin 8: GPIO/RESET(out)	GPIO/RESET(out)
Pin 9: GPIO	GPIO
Pin 10: GPIO	GPIO
Pin 11: GND	GND
Pin 12: VCC(3.3V)	VCC(3.3V)

LPCXpresso brd header (Bottom side of PCB)



Xpresso MC/Arduino/PMOD headers			
CONTRACT NO.			
APPROVALS	DATE	NXP Semiconductors	
DRAWN d.consiglio	3/20/2015	411 E. Plumeria Dr	
CHECKED		San Jose, CA 95134	
ISSUED	10/23/13	www.standardics.nxp.com/microcontrollers/	
		SIZE FSCM NO.	DWG. NO.
			Xpresso-LPC11U68
		SCALE	REV B
			SHEET 4 OF 04