

M5275EVB Evaluation Board

| Table Of Contents: | |
|--|----------|
| HIERARCHICAL INTERCONNECTS | SHEET 2 |
| ASRAM MEMORY | SHEET 3 |
| ADDRESS AND DATA BUS BUFFERS | SHEET 4 |
| MCF5275 CPU | SHEET 5 |
| DDR SDRAM MEMORY | SHEET 6 |
| DEBUG | SHEET 7 |
| ETHERNET INTERFACES | SHEET 8 |
| EXPANSION CONNECTORS | SHEET 9 |
| FLASH MEMORY | SHEET 10 |
| POWER SUPPLY | SHEET 11 |
| RESET CONFIGURATION & CLOCKING CIRCUITRY | SHEET 12 |
| SERIAL I/O INTERFACES | SHEET 13 |
| USB TRANSCEIVER | SHEET 14 |


Revision Information

| Rev | Date | Designer | Comments |
|-----|------------|----------|--|
| 0.7 | 13 May 04 | PBH | Provisional release |
| 0.8 | 16 June 04 | PBH | Updated buffers/transceivers to be dual supply +2.5V & +3.3V |
| 0.9 | 1 July 04 | PBH | Added test points to all the DDR SDRAM signals. |
| 1.0 | 21 July 04 | PBH | Rev 1.0 released schematics for Rev 1.0 EVB |

Notes:

- All decoupling caps less than or equal to 0.1uF are COG SMD 0805 unless otherwise stated
- All decoupling caps greater than 0.1uF are X7R SMD 0805 unless otherwise stated
- All connectors are denoted Jx
- All jumpers are denoted JPx
- All Switches are denoted SWx
- All test points are denoted TPx
- All resistor packs (RPx) and resistors (Rx) are 1% tolerance unless stated otherwise

| | | |
|--|--------------------------|---------------|
| Freescale Semiconductor - TSPG - TECD ColdFire Group | | |
| Title | | |
| Size B | Document Number M5275EVB | Rev 1.0 |
| Date: | Thursday, July 22, 2004 | Sheet 1 of 14 |



ASRAM is a 256K x 16bit (512KB) device




NOTE: Alternative ASRAM's with the same PCB footprint and functionality are :- Renesas HM62W16255HCJP-12

NOTE: Place the SMT footprint for the ASRAM's on the underside of the PCB close to the CPU U6.


| | | |
|--|-------------------------|---------------|
| Freescale Semiconductor - TSPG - TECD ColdFire Group | | |
| Title | | |
| M5275EVB | | |
| Size | Document Number | Rev |
| A | Asynchronous SRAM | 1.0 |
| Date: | Thursday, July 22, 2004 | Sheet 3 of 14 |


Address and Data Bus buffers/transceivers are used to buffer the signals for the ASRAM and Flash memories, plus any peripheral connected to /CS2 - this extra chip select is available for use with an external peripheral, perhaps on a daughter-card.


Note: the bus transceivers/buffers are dual supply (+2.5V & +3.3V), this is to accomodate the shared DDR DRAM and EIM buses. The DDR DRAM bus is only tolerant to +2.8V.




| | | |
|--|-------------------------|---------------|
| Freescale Semiconductor - TSPG - TECD ColdFire Group | | |
| Title | | |
| M5275EVB | | |
| Size | Document Number | Rev |
| B | Buffers | 1.0 |
| Date: | Thursday, July 22, 2004 | Sheet 4 of 14 |









| | | |
|--|-------------------------|---------------|
| Freescale Semiconductor - TSPG - TECD ColdFire Group | | |
| Title | | |
| M5275EVBD | | |
| Size | Document Number | Rev |
| A | BDM/JTAG Debug Port | 1.0 |
| Date: | Thursday, July 22, 2004 | Sheet 7 of 14 |





PLEASE NOTE: if designing a daughter card to fit these expansion connectors the address and data buses of the CPU are buffered on to these connectors, but the control signals are not. These control signals may also need to be buffered on the daughter card dependent upon their loading.

NOTE: please offset the physical position of J3 through J6 so that daughtercard PCB's cannot be fitted to the EVB in the wrong orientation.







NOTE: the positive terminal of each power connector must be shown on the silkscreen of the PCB




JP8 SHOULD BE
INSTALLED DURING
ASSEMBLY




JP6 SHOULD BE
INSTALLED DURING
ASSEMBLY




NOTE: Diodes prevent excessive difference between 3.3V & 2.5V rails, at power up




NOTE: Schottky Diode prevents excessive difference between 3.3V & 2.5V rails, at power down




NOTE: Diodes prevent excessive difference between 2.5V & 1.5V rails, at power up



NOTE: Schottky Diode prevents excessive difference between 2.5V & 1.5V rails, at power down




JP7 SHOULD BE
INSTALLED DURING
ASSEMBLY




All resistors are 0805 body size.

All caps less than 1uF are 0805 body size and COG/NPO dielectric material.




VSSPLL - filtered ground for CPU PLL module

| | | | |
|--|---------------------------------|----------------|------------|
| Freescale Semiconductor - TSPG - TECD ColdFire Group | | | |
| Title M5275EVB | | | |
| Size B | Document Number Power Supply | | Rev 1.0 |
| Date: | Thursday, July 22, 2004 | Sheet 11 of 14 | |



| Chip Config. | Off | SW6 - ON | Chip Config. | On * |
|------------------------|-----|----------|-------------------------|------|
| JTAG Interface Enabled | 2 | | BDM Interface Enabled * | |
| Encoded Clock Mode | 3 | | Encoded Clock Mode | |
| Encoded Clock Mode | 4 | | Encoded Oper. Mode | |
| Encoded Oper. Mode | 5 | | Encoded Oper. Mode | |
| Encoded Oper. Mode | 6 | | Encoded Oper. Mode | |
| Encoded Oper. Mode | 7 | | Encoded Oper. Mode | |
| Encoded Boot Device | 8 | | Encoded Boot Device | |
| Encoded Boot Device | 9 | | Encoded Boot Device | |
| Partial Bus Drive | 10 | | Full Bus Drive * | |
| Encoded Address Mode | 11 | | Encoded Address Mode | |
| Encoded Address Mode | 12 | | Encoded Address Mode | |










Note: default setting for SW6 is all switches closed/on.

| Encoded Chip Operating Mode | SW6-5 | SW6-6 | SW6-7 | Mode | Encoded Boot Device (Port Size) | SW6-8 | SW6-9 | Mode | Output Pad Drive Strength | SW6-10 | SW6-11 | SW6-12 | Mode |
|-----------------------------|-------|-------|-------|----------|---------------------------------|-------|-------|---------------------|---------------------------|---------|--------|--------|------|
| ON | ON | ON | ON | Master * | OFF | OFF | ON | External (8-bit) | OFF | Partial | Full * | | |
| ON | ON | OFF | ON | Reserved | OFF | ON | ON | Reserved | ON | Full | | | |
| ON | OFF | ON | OFF | Reserved | ON | ON | ON | External (32-bit) | ON | | | | |
| ON | OFF | OFF | OFF | Reserved | ON | ON | ON | External (16-bit) * | ON | | | | |
| OFF | X | X | X | Reserved | | | | | | | | | |

NOTE: Please place these tables on the silkscreen on the top side of the PCB close to SW6. * = default setting.


| Freescale Semiconductor - TSPG - TECO ColdFire Group | | | |
|--|-----------------|---------------------------------------|---------|
| Title M5275EVb | | | |
| Size C | Document Number | Reset Configuration & Clock selection | Rev 1.0 |
| Date: Monday, August 07, 2006 | Sheet 12 | of 14 | |







NOTE: Possible external transceivers that match the PCB footprint are the :- Philips PDIUSB11A or Fairchild USB1T11A. The USB transceiver is configured for full speed (12Mbps) edges via the MODE pin (1) default setting high.

USB OSCILLATOR - LAYOUT FOOTPRINT
FOR 8 & 14 PIN DIL OSC. PACKAGES.



NOTE: please place U26 as close to the MPU (U6) pin G15 as possible.



| | | | |
|--|-------------------------|--|----------------|
| Freescale Semiconductor - TSPG - TECD ColdFire Group | | | |
| Title | | | |
| M5275EVb | | | |
| Size | Document Number | | Rev |
| A | USB I/F | | 1.0 |
| Date: | Monday, August 07, 2006 | | Sheet 14 of 14 |