

UM12465

EVbMA7x2yDT1 featuring the BMA7426 battery cell controller IC

Rev. 1.0 — 11 June 2026

User manual

Document information

Information	Content
Keywords	EVbMA7x2yDT1, BMA7426, battery-cell controller, battery emulator, battery management systems
Abstract	The user manual describes how to use the EVbMA7x2yDT1 evaluation board and configure it to be compatible with the BCC24.



1 Introduction

IMPORTANT NOTICE

For engineering development or evaluation purposes only



NXP provides the product under the following conditions:

This evaluation kit is for use of **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY**. It is provided as a sample IC pre-soldered to a printed-circuit board to make it easier to access inputs, outputs and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by connecting it to the host MCU computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application heavily depends on proper printed-circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The product provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end device incorporating the product. Due to the open construction of the product, it is the responsibility of the user to take all appropriate precautions for electric discharge. In order to minimize risks associated with the customers' applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

The user manual describes how to use the EVBMA7x2yDT1 evaluation board and configure it to be compatible with the BCC24. The EVBMA7x2yDT1 features one BMA7426 battery-cell controller-integrated circuit (IC).

The NXP analog product development board provides a platform for evaluating NXP products.

These development boards support a range of analog, mixed-signal, and power solutions. These boards incorporate monolithic ICs and system-in-package devices that use high-volume technology. NXP products offer long battery life, a small form factor, reduced component counts, lower cost, and improved performance in powering state-of-the-art systems.

2 Getting ready

2.1 Finding kit resources and information on the NXP website

NXP Semiconductors provides online resources for this evaluation board and its supported devices. The information page for the EVBMA7x2yDT1 evaluation board is at <http://www.nxp.com/EVBMA7x2yDT1>. The information page provides overview information, documentation, software and tools, parametrics, ordering information and a Getting Started tab. The Getting Started tab provides quick-reference information applicable to using the EVBMA7x2yDT1 evaluation board, including the downloadable assets referenced in this document.

2.2 Kit contents

- Assembled and tested evaluation board or module in antistatic bag
- One 40-pin battery cell cable
- One two-pin transport protocol link (TPL) cable

2.3 Required equipment

To use this kit, the following equipment is required:

- An 8-cell to 26-cell battery pack or a battery pack emulator, such as BATT26EMULATOR

3 Getting to know the hardware

3.1 Kit overview

The EVBMA7x2yDT1 serves as a hardware evaluation tool in support of NXP's BMA7426 device, see <https://www.nxp.com/products/BMA742X>. The BMA7426 is an electrochemical impedance spectroscopy (EIS) capable distributed cell monitoring unit (CMU) with electrical transport protocol link (eTPL) communication. EVBMA7x2yDT1 is designed for use in automotive and industrial applications. The device performs analog-to-digital conversion on the differential cell voltages and battery temperature measurements. The EVBMA7x2yDT1 can be used for rapid prototyping of BMA7426-based applications that involve voltage and temperature sensing.


The information is digitally transmitted to a microcontroller for processing. The evaluation board can be used with a gateway ICs (see <https://www.nxp.com/products/battery-management/battery-communication-ics:BATT-COMMUNICATION-IC>) to convert MCU SPI data bits to pulse bit information for the BMA7426 and vice versa.

3.2 Board features

The main features of the EVBMA7x2yDT1 are:

- Daisy-chain device connection
- LED indicator for operation mode
- Cell-balancing resistors (68 Ω per individual cell)
- Cell-sense input with RC filter
- GPIO: digital I/O, ratiometric analog inputs, analog inputs with absolute measurements
- EEPROM (connected to the IC with I²C interface) to store user-defined calibration parameters
- External access to SPI controller and I²C pins

3.3 Block diagram



3.4 Setup description

Figure 2 shows the complete setup. The setup uses the [BATT26EMULATOR](#) to supply and emulate cell voltages for two EVBMA7x2yDT1 boards. The KIT-PC2TPLEVB enables communication with a regular PC. The evaluation GUI displays the measured voltages and allows interaction with the BMA7x2y devices. Depending on the evaluation scope, the system can use different components such as real battery cells or another TPL communication source.




Figure 2. Setup

Download the EvaluationGUI that supports the hardware configuration from the NXP website at the following link: <https://nxp.flexnetoperations.com/control/frse/product?entitlementId=236533551&lineNum=1&authContactId=99497301&authPartyId=76843761>.

EVBMA7x2yDT1 featuring the BMA7426 battery cell controller IC

3.5 Board description

The EVBMA7x2yDT1 allows the user to exercise all the functions of the BMA7426 battery controller cell.




Figure 3. Board description

Table 1. Board description

Number	Name	Description
1	ESD differential capacitors	ESD protections
2	Cell balancing resistors	68 Ω per CBx pin
3	CTx low-pass filter	330 Ω /10 nF differential
4	GPIOs low-pass filter	NTC connections
5	GPIO/SPI connector	To connect external NTC or SPI/I ² C peripherals
6	PBMA7426TB1AE	26 cell battery cell controller IC
7	High-voltage capacitors	For communication isolation
8	MOLEX-43650-0213	Low-port communication connector – to be connected to the gateway
9	MOLEX-43650-0213	High-port communication connector – to be connected to the next node
10	JAE-MX34040NF2	40-pin connector for cells and NTC connections

3.5.1 Connectors

3.5.1.1 Battery pack connector J4

The cells and NTC connections are available on J4, see [Figure 4](#).


Cell0 is connected between C0M(cell0M) and C1M(cell0P); Cell1 is connected between C1M(cell1M) and C2M(cell1P), and so on. Cell17 is connected between C17M (cell17M) and C17P (cell17P)

C17P-PWR and GND (pin21) are used to supply the EVBMA7x2yDT1 and are separated from C17P and C0M respectively to avoid any voltage drop because of the EVB current consumption.

For the lowest cells, cell25 is connected between C25M/C24M, cell 24 between C24M/C23M, and so on.

Refer to the board schematic for a better understanding about cells connections and stack arrangement.

Optional external 10 kΩ NTCs can be connected between each NTCx terminal and one GND terminal.




Board connector reference: MX34040NF2 (40 pins/right-angle version) - Manufacturer: JAE

Corresponding mate connector reference: MX34040SF1

Crimp reference for the mate connector: M34S75C4F1 (applicable cable 0.22 mm² to 0.35 mm²)

3.5.1.2 TPL connectors

Isolated connections to upper and lower nodes should be made through J2 and J3, respectively.



Board connector reference: Microfit 3.0 43650-0213 (two pins/right angle version) - Manufacturer: Molex

Corresponding mate connector reference: 0436450200

Crimp reference for the mate connector: 0436450201

Twisted cable: 64920108 - Manufacturer: Kromberg & Schubert

3.6 GPIO configurations

The BMA7426 has 13 GPIO pins (GPIO0 to GPIO12) available for temperature measurements, absolute analog measurements, and other functions.

The EVBMA7x2yDT1 provides the GPIO measurements and functions as described in [Table 2](#).

Table 2. GPIO connections

Connection	Board label	Description - BCC connection
J4-21	NTC2	AIN1 pin through low-pass filter for NTC acquisition - to be connected to an external 10 kΩ NTC (that is, NCP15XV103 J03RC) or NTC emulator (BATT26EMULATOR)
J4-22	NTC10	AIN9 pin through low-pass filter for NTC acquisition - to be connected to an external 10 kΩ NTC (that is, NCP15XV103 J03RC) or NTC emulator (BATT26EMULATOR)
J4-23	NTC11	AIN11 pin through low-pass filter for NTC acquisition - to be connected to an external 10 kΩ NTC (that is, NCP15XV103 J03RC) or NTC emulator (BATT26EMULATOR)
J4-24	NTC12	GPIO12 pin through low-pass filter for NTC acquisition - to be connected to an external 10 kΩ NTC (that is, NCP15XV103J03RC) or NTC emulator (BATT26EMULATOR)
Onboard NTC NCP15XV103J03RC - TP18	NTC3	AIN2 pin through low-pass filter for NTC acquisition
Onboard NTC NCP15XV103J03RC - TP17	NTC4	AIN3 pin through low-pass filter for NTC acquisition
Onboard I2C EEPROM - SCL	GPIO5	GPIO5 pin
Onboard I2C EEPROM - SDA	GPIO6	GPIO6 pin
Not connected - TP61	AINA	AINA pin
J1-1	GPIO0	STROBE GPIO0/STROBE access
J1-3	GPIO4	ALARMOUT GPIO4/ALARMOUT access
J1-5	GPIO5	SCLK GPIO5/SCLK access
J1-7	GPIO6	COTI GPIO6/COTI access
J1-9	GPIO7	CITO GPIO7/CITO access
J1-11	GPIO8	CSN0 GPIO8/CSN0 access
J1-13	NTC10	AIN9 pin through low-pass filter for NTC acquisition - to be connected to an external 10 kΩ NTC (that is, NCP15XV103 J03RC) or an emulator (BATT26EMULATOR)
J1-15	NTC11	AIN10 pin through low-pass filter for NTC acquisition - to be connected to an external 10 kΩ NTC (that is, NCP15XV103 J03RC) or an emulator (BATT26EMULATOR)
J1-15	NTC12	AIN11 pin through low-pass filter for NTC acquisition - to be connected to an external 10 kΩ NTC (that is, NCP15XV103 J03RC) or an emulator (BATT26EMULATOR)
J1-17	GPIO12	GPIO12 pin direct connection

3.7 24 cells board configuration

The board can be configured to use the BMA7426 as a 24 cells device BMA7424 with an optimized BOM. In such a configuration, the primary and secondary measurement channels 25 and 24 and all associated components are removed. To get more details, refer to product documentation on <https://www.nxp.com/>.

Configuration of the CBM terminals:

- R87, R89 should be populated with 0 ohms resistances (0402 package)
- R90, R84 should be removed
- R85 replaced by a 100 k Ω resistance (0805 package)

Configuration of the CTM terminals:

- C149, C145 should be replaced by 0 ohms resistances (0603 package)
- R88, R91 should be removed
- R86 replaced by a 100 k Ω resistance (0603 package)

4 Installation and use of software tools

The EVBMA7x2yDT1 is not distributed with software. Multiple software bundles are available to support the EVBMA7x2yDT1 and enable quick evaluation. To select the most suitable evaluation environment, please contact NXP sales support.

5 Revision history

Revision history

Document ID	Date	Description
UM12465 v.1.0	11 June 2026	Initial version

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Board description	7	Tab. 2.	GPIO connections	10
---------	-------------------------	---	---------	------------------------	----

Figures

Fig. 1.	Block diagram	5	Fig. 4.	Cell-connector schematic	8
Fig. 2.	Setup	6	Fig. 5.	TPL connectors	9
Fig. 3.	Board description	7			

Contents

1	Introduction	2
2	Getting ready	3
2.1	Finding kit resources and information on the NXP website	3
2.2	Kit contents	3
2.3	Required equipment	3
3	Getting to know the hardware	4
3.1	Kit overview	4
3.2	Board features	4
3.3	Block diagram	5
3.4	Setup description	6
3.5	Board description	7
3.5.1	Connectors	8
3.5.1.1	Battery pack connector J4	8
3.5.1.2	TPL connectors	9
3.6	GPIO configurations	10
3.7	24 cells board configuration	11
4	Installation and use of software tools	12
5	Revision history	13
	Legal information	14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.
