

PowerPC[™] 601

RISC Microprocessor User's Manual

CONTENTS

Paragraph Number	Title	Page Number
---------------------	-------	----------------

About This Book

Audience	xliv
Organization.....	xliv
Additional Reading	xliv
Conventions	xliv
Acronyms and Abbreviations	xliv
Terminology Conventions	xlvi

Chapter 1 Overview

1.1	PowerPC 601 Microprocessor Overview.....	1-1
1.1.1	601 Features	1-2
1.1.2	Block Diagram	1-3
1.1.3	Instruction Unit	1-5
1.1.3.1	Instruction Queue.....	1-5
1.1.4	Independent Execution Units.....	1-5
1.1.4.1	Branch Processing Unit (BPU)	1-6
1.1.4.2	Integer Unit (IU)	1-6
1.1.4.3	Floating-Point Unit (FPU)	1-7
1.1.5	Memory Management Unit (MMU)	1-7
1.1.6	Cache Unit	1-8
1.1.7	Memory Unit.....	1-8
1.1.8	System Interface	1-10
1.2	Levels of the PowerPC Architecture.....	1-10
1.3	The 601 as a PowerPC Implementation.....	1-11
1.3.1	Features	1-12
1.3.2	Registers and Programming Model	1-13
1.3.2.1	PowerPC Registers and Programming Model	1-13
1.3.2.1.1	General-Purpose Registers (GPRs).....	1-13
1.3.2.1.2	Floating-Point Registers (FPRs).....	1-14
1.3.2.1.3	Condition Register (CR).....	1-14
1.3.2.1.4	Floating-Point Status and Control Register (FPSCR)	1-14
1.3.2.1.5	Machine State Register (MSR).....	1-14

CONTENTS

Paragraph Number	Title	Page Number
1.3.2.1.6	Segment Registers (SRs).....	1-14
1.3.2.1.7	Special-Purpose Registers (SPRs).....	1-14
1.3.2.1.8	User-Level SPRs	1-14
1.3.2.1.9	Supervisor-Level SPRs	1-15
1.3.2.2	Additional Registers in the 601	1-16
1.3.3	Instruction Set and Addressing Modes.....	1-18
1.3.3.1	PowerPC Instruction Set and Addressing Modes.....	1-18
1.3.3.1.1	PowerPC Instruction Set	1-18
1.3.3.1.2	Calculating Effective Addresses	1-19
1.3.3.2	601 Instruction Set.....	1-20
1.3.4	Cache Implementation.....	1-20
1.3.4.1	PowerPC Cache Characteristics	1-21
1.3.4.2	601 Cache Implementation.....	1-21
1.3.5	Exception Model	1-22
1.3.5.1	PowerPC Exception Model	1-23
1.3.5.2	The 601 Exception Model	1-24
1.3.6	Memory Management	1-27
1.3.6.1	PowerPC Memory Management	1-27
1.3.6.2	601 Memory Management	1-28
1.3.7	601 Instruction Timing.....	1-29
1.3.8	System Interface	1-31
1.3.8.1	Memory Accesses.....	1-32
1.3.8.2	I/O Controller Interface Operations	1-33
1.3.8.3	601 Signals	1-33
1.3.8.4	Signal Configuration	1-34
1.3.8.5	Real-Time Clock	1-35

Chapter 2 Registers and Data Types

2.1	Normal Instruction Execution State	2-1
2.1.1	Changing Privilege Levels	2-6
2.2	User-Level Registers	2-6
2.2.1	General Purpose Registers (GPRs).....	2-6
2.2.2	Floating-Point Registers (FPRs).....	2-7
2.2.3	Floating-Point Status and Control Register (FPSCR)	2-8
2.2.4	Condition Register (CR).....	2-11
2.2.4.1	Condition Register CR0 Field Definition.....	2-12
2.2.4.2	Condition Register CR1 Field Definition.....	2-12
2.2.4.3	Condition Register CR n Field—Compare Instruction	2-12
2.2.5	User-Level SPRs	2-13
2.2.5.1	MQ Register (MQ)	2-13

CONTENTS

2.2.5.2	Integer Exception Register (XER)	2-15
2.2.5.3	Real-Time Clock (RTC) Registers (User-Level)	2-16
2.2.5.3.1	Real-Time Clock Lower (RTCL) Register	2-17
2.2.5.3.2	Real-Time Clock Upper (RTCU) Register	2-18
2.2.5.3.3	Reading the RTC.....	2-18
2.2.5.3.4	RTC Synchronization in a Multiprocessor System.....	2-19
2.2.5.4	Link Register (LR)	2-19
2.2.5.5	Count Register (CTR)	2-20
2.3	Supervisor-Level Registers	2-20
2.3.1	Machine State Register (MSR)	2-20
2.3.2	Segment Registers.....	2-22
2.3.3	Supervisor-Level SPRs	2-24
2.3.3.1	Synchronization for Supervisor-Level SPRs and Segment Registers.....	2-25
2.3.3.1.1	Context Synchronization.....	2-25
2.3.3.1.2	Other Synchronization Requirements by Register.....	2-29
2.3.3.2	DAE/Source Instruction Service Register (DSISR).....	2-29
2.3.3.3	Data Address Register (DAR).....	2-30
2.3.3.4	Real-Time Clock (RTC) Registers (Supervisor-Level)	2-30
2.3.3.5	Decrementer (DEC) Register	2-30
2.3.3.5.1	Decrementer Operation	2-31
2.3.3.5.2	Writing and Reading the DEC	2-31
2.3.3.6	Table Search Description Register 1 (SDR1)	2-32
2.3.3.7	Machine Status Save/Restore Register 0 (SRR0)	2-32
2.3.3.8	Machine Status Save/Restore Register 1 (SRR1)	2-33
2.3.3.9	General SPRs (SPRG0–SPRG3).....	2-33
2.3.3.10	External Access Register (EAR).....	2-34
2.3.3.11	Processor Version Register (PVR).....	2-35
2.3.3.12	BAT Registers.....	2-36
2.3.3.13	601 Implementation-Specific HID Registers	2-38
2.3.3.13.1	Checkstop Sources and Enables Register—HID0	2-38
2.3.3.13.2	601 Debug Modes Register—HID1.....	2-41
2.3.3.13.3	Instruction Address Breakpoint Register (IABR)—HID2.....	2-42
2.3.3.13.4	Data Address Breakpoint Register (DABR)—HID5	2-42
2.3.3.13.5	Processor Identification Register (PIR)—HID15	2-44
2.4	Operand Conventions	2-44
2.4.1	Data Organization in Memory and Data Transfers	2-44
2.4.1.1	Alignment and Misaligned Accesses	2-45
2.4.2	Effect of Operand Placement on Performance	2-45
2.4.2.1	Instruction Restart	2-46
2.4.2.2	Atomicity	2-47
2.4.2.3	Access Order	2-47
2.4.3	Byte and Bit Ordering	2-47
2.4.3.1	Little-Endian Address Manipulation.....	2-48

CONTENTS

Paragraph Number	Title	Page Number
2.4.3.2	Little-Endian Alignment Exceptions	2-49
2.4.3.3	Little-Endian Instruction Fetching	2-49
2.4.3.4	Big-Endian Byte Ordering.....	2-50
2.4.3.5	Little-Endian Byte Ordering.....	2-50
2.4.4	Structure Mapping Examples	2-50
2.4.4.1	Big-Endian Mapping	2-50
2.4.4.2	Little-Endian Mapping	2-51
2.4.5	PowerPC Byte Ordering	2-51
2.4.5.1	Aligned Scalars.....	2-52
2.4.5.2	Misaligned Scalars	2-53
2.4.5.3	Non-Scalars	2-54
2.4.5.3.1	String Operations.....	2-54
2.4.5.3.2	Load and Store Multiple Instructions.....	2-55
2.4.6	PowerPC Instruction Memory Addressing in Little-Endian Mode	2-55
2.4.7	PowerPC Input/Output in Little-Endian Mode.....	2-57
2.5	Floating-Point Execution Models	2-57
2.5.1	Execution Model for IEEE Operations.....	2-58
2.5.1.1	Execution Model for Multiply-Add Type Instructions	2-60
2.5.2	Floating-Point Data Format	2-61
2.5.2.1	Value Representation	2-63
2.5.2.2	Binary Floating-Point Numbers	2-64
2.5.2.3	Normalized Numbers ($\pm$ NORM).....	2-64
2.5.2.4	Zero Values ($\pm$ 0)	2-65
2.5.2.5	Denormalized Numbers ($\pm$ DENORM).....	2-65
2.5.2.6	Infinities ($\pm\infty$).....	2-66
2.5.2.7	Not a Numbers (NaNs).....	2-66
2.5.3	Sign of Result	2-68
2.5.4	Normalization and Denormalization	2-68
2.5.5	Data Handling and Precision	2-69
2.5.6	Rounding	2-70
2.6	PowerPC Registers Unimplemented in the 601	2-73
2.7	Reset	2-74
2.7.1	Hard Reset	2-74
2.7.2	Soft Reset.....	2-75

Chapter 3 Addressing Modes and Instruction Set Summary

3.1	Memory Addressing	3-2
3.1.1	Effective Address Calculation.....	3-2
3.1.2	Context Synchronization	3-3
3.2	Exception Summary	3-3

CONTENTS

3.3	Integer Instructions.....	3-4
3.3.1	Integer Arithmetic Instructions	3-4
3.3.2	Integer Compare Instructions.....	3-15
3.3.3	Integer Logical Instructions	3-16
3.3.4	Integer Rotate and Shift Instructions.....	3-18
3.3.4.1	Integer Rotate Instructions	3-21
3.3.4.2	Integer Shift Instructions.....	3-24
3.4	Floating-Point Instructions	3-31
3.4.1	Floating-Point Arithmetic Instructions	3-31
3.4.2	Floating-Point Multiply-Add Instructions.....	3-34
3.4.3	Floating-Point Rounding and Conversion Instructions.....	3-38
3.4.4	Floating-Point Compare Instructions	3-39
3.4.5	Floating-Point Status and Control Register Instructions.....	3-40
3.5	Load and Store Instructions.....	3-42
3.5.1	Integer Load and Store Address Generation	3-42
3.5.1.1	Register Indirect with Immediate Index Addressing	3-42
3.5.1.2	Register Indirect with Index Addressing	3-43
3.5.1.3	Register Indirect Addressing.....	3-44
3.5.2	Integer Load Instructions	3-44
3.5.3	Integer Store Instructions	3-47
3.5.4	Integer Load and Store with Byte Reversal Instructions	3-49
3.5.5	Integer Load and Store Multiple Instructions	3-49
3.5.6	Integer Move String Instructions	3-50
3.5.7	Memory Synchronization Instructions.....	3-53
3.5.8	Floating-Point Load and Store Address Generation	3-56
3.5.8.1	Register Indirect with Immediate Index Addressing	3-57
3.5.8.2	Register Indirect with Index Addressing	3-57
3.5.9	Floating-Point Load Instructions.....	3-58
3.5.9.1	Double-Precision Conversion for Floating-Point Load Instructions	3-60
3.5.10	Floating-Point Store Instructions	3-61
3.5.10.1	Double-Precision Conversion for Floating-Point Store Instructions	3-62
3.5.11	Floating-Point Move Instructions	3-62
3.6	Branch and Flow Control Instructions	3-63
3.6.1	Branch instruction Address Calculation.....	3-63
3.6.1.1	Branch Relative Address Mode	3-64
3.6.1.2	Branch Conditional Relative Address Mode	3-64
3.6.1.3	Branch to Absolute Address Mode	3-65
3.6.1.4	Branch Conditional to Absolute Address Mode	3-66
3.6.1.5	Branch Conditional to Link Register Address Mode.....	3-66
3.6.1.6	Branch Conditional to Count Register	3-67
3.6.2	Conditional Branch Control	3-68
3.6.3	Basic Branch Mnemonics	3-70
3.6.4	Branch Mnemonics Incorporating Conditions	3-73

CONTENTS

Paragraph Number	Title	Page Number
3.6.5	Branch Instructions.....	3-75
3.6.6	Condition Register Logical Instructions.....	3-76
3.6.7	System Linkage Instructions	3-78
3.6.8	Simplified Mnemonics for Branch Processor Instructions.....	3-78
3.6.9	Trap Instructions and Mnemonics	3-79
3.7	Processor Control Instructions.....	3-81
3.7.1	Move to/from Machine State Register and Condition Register Instructions ..	3-81
3.7.2	Move to/from Special-Purpose Register Instructions.....	3-82
3.8	Memory Control Instructions	3-86
3.8.1	Supervisor-Level Cache Management Instruction	3-86
3.8.2	User-Level Cache Instructions	3-87
3.8.3	Segment Register Manipulation Instructions	3-90
3.8.4	Translation Lookaside Buffer Management Instruction.....	3-91
3.9	External Control Instructions.....	3-92
3.10	Miscellaneous Simplified Mnemonics	3-93
3.10.1	No-Op	3-94
3.10.2	Load Immediate	3-94
3.10.3	Load Address.....	3-94
3.10.4	Move Register	3-94
3.10.5	Complement Register	3-95

Chapter 4 Cache and Memory Unit Operation

4.1	Cache Organization	4-2
4.2	Cache Arbitration	4-3
4.3	Cache Access Priorities	4-4
4.4	Basic Cache Operations.....	4-4
4.4.1	Cache Reloads	4-4
4.4.2	Cache Cast-Out Operation.....	4-4
4.4.3	Cache Sector Push Operation	4-5
4.4.4	Optional Cache Sector Line-Fill Operation.....	4-5
4.5	Cache Data Transactions	4-5
4.6	Access to I/O Controller Interface Segments	4-6
4.7	Cache Coherency	4-6
4.7.1	Memory Management Access Mode Bits—W, I, and M.....	4-7
4.7.2	MESI Protocol	4-8
4.7.3	MESI State Diagram.....	4-9
4.7.4	MESI Hardware Considerations.....	4-10
4.7.5	Coherency Precautions	4-11
4.7.5.1	Coherency in Single-Processor Systems	4-12
4.7.5.2	Coherency in Multiprocessor Systems	4-12

CONTENTS

4.7.6	Memory Loads and Stores	4-13
4.7.7	Atomic Memory References	4-14
4.7.8	Snoop Response to Bus Operations	4-14
4.7.9	Cache Reaction to Specific Bus Operations.....	4-15
4.7.10	Internal ARTRY Scenarios	4-17
4.7.11	Enveloped High-Priority Cache Sector Push Operation	4-17
4.8	Cache Control Instructions.....	4-17
4.8.1	Cache Line Compute Size Instruction (clcs).....	4-18
4.8.2	Data Cache Block Touch Instruction (dcbt).....	4-18
4.8.3	Data Cache Block Touch for Store Instruction (dcbtst).....	4-19
4.8.4	Data Cache Block Set to Zero Instruction (dcbz).....	4-19
4.8.5	Data Cache Block Store Instruction (dcbst)	4-19
4.8.6	Data Cache Block Flush Instruction (dcbf)	4-20
4.8.7	Enforce In-Order Execution of I/O Instruction (eiio)	4-20
4.8.8	Instruction Cache Block Invalidate Instruction (icbi).....	4-21
4.8.9	Instruction Synchronize Instruction (isync).....	4-21
4.9	Bus Operations Caused by Cache Control Instructions	4-21
4.10	Memory Unit	4-22
4.10.1	Memory Unit Queuing Structure	4-24
4.10.2	Memory Unit Queuing Priorities	4-24
4.10.3	Bus Interface	4-25
4.11	MESI State Transactions.....	4-25

Chapter 5 Exceptions

5.1	Exception Classes.....	5-2
5.1.1	Precise Exceptions	5-5
5.1.1.1	Synchronous/Precise Exceptions	5-6
5.1.1.2	Asynchronous/Precise Exceptions	5-6
5.1.1.3	Asynchronous, Imprecise Exceptions.....	5-7
5.1.2	Exception Priorities.....	5-7
5.1.3	Recognition of Exceptions	5-8
5.1.3.1	Recognition of Asynchronous, Imprecise Exceptions	5-9
5.1.3.2	Recognition of Precise Exceptions	5-9
5.2	Exception Processing	5-10
5.2.1	Enabling and Disabling Exceptions	5-13
5.2.2	Steps for Exception Processing.....	5-14
5.2.3	Returning from Supervisor Mode	5-14
5.3	Process Switching	5-15
5.4	Exception Definitions.....	5-15
5.4.1	Reset Exceptions (x'00100').....	5-16

CONTENTS

Paragraph Number	Title	Page Number
5.4.1.1	Soft Reset	5-16
5.4.1.2	Hard Reset	5-17
5.4.2	Machine Check Exception (x'00200').....	5-19
5.4.2.1	Machine Check Exception Enabled (MSR[ME] = 1)	5-20
5.4.2.2	Checkstop State (MSR[ME] = 0)	5-20
5.4.3	Data Access Exception (x'00300').....	5-21
5.4.4	Instruction Access Exception (x'00400')	5-23
5.4.5	External Interrupt (x'00500')	5-24
5.4.6	Alignment Exception (x'00600').....	5-25
5.4.6.1	Integer Alignment Exceptions.....	5-26
5.4.6.1.1	Direct-Translation Access	5-27
5.4.6.1.2	I/O Controller Interface Access.....	5-27
5.4.6.1.3	Memory-Forced I/O Controller Interface Access	5-27
5.4.6.1.4	Page Address Translation Access.....	5-28
5.4.6.2	Floating-Point Alignment Exceptions	5-29
5.4.6.3	Little-Endian Mode Alignment Exceptions	5-29
5.4.6.4	Interpretation of the DSISR as Set by an Alignment Exception	5-29
5.4.7	Program Exception (x'00700').....	5-32
5.4.7.1	Floating-Point Enabled Program Exceptions	5-33
5.4.7.2	Invalid Operation Exception Conditions.....	5-39
5.4.7.2.1	Action for Invalid Operation Exception Conditions	5-40
5.4.7.3	Zero Divide Exception Condition	5-41
5.4.7.3.1	Action for Zero Divide Exception Condition.....	5-41
5.4.7.4	Overflow Exception Condition	5-42
5.4.7.4.1	Action for Overflow Exception Condition.....	5-42
5.4.7.5	Underflow Exception Condition	5-43
5.4.7.5.1	Action for Underflow Exception Condition.....	5-43
5.4.7.6	Inexact Exception Condition	5-44
5.4.7.6.1	Action for Inexact Exception Condition	5-44
5.4.8	Floating-Point Unavailable Exception (x'00800')	5-44
5.4.9	Decrementer Exception (x'00900')	5-45
5.4.10	I/O Controller Interface Error Exception (x'00A00')	5-46
5.4.11	System Call Exception (x'00C00').....	5-47
5.4.12	Run Mode/Trace Exception (x'02000').....	5-48
5.4.12.1	Run Mode Exception.....	5-48
5.4.12.2	Trace Exception.....	5-50

Chapter 6 Memory Management Unit

6.1	MMU Overview	6-2
6.1.1	Memory Addressing	6-3

CONTENTS

6.1.2	MMU Organization.....	6-3
6.1.3	Address Translation Mechanisms	6-5
6.1.4	Memory Protection Facilities.....	6-7
6.1.5	Page History Information.....	6-8
6.1.6	General Flow of MMU Address Translation	6-8
6.1.7	Memory/MMU Coherency Model	6-10
6.1.8	Effects of Instruction Fetch on MMU.....	6-11
6.1.9	Breakpoint Facility.....	6-12
6.1.10	MMU Exceptions Summary	6-12
6.1.11	MMU Instructions and Register Summary	6-14
6.1.12	TLB Entry Invalidation.....	6-14
6.2	ITLB Description	6-15
6.3	Memory/Cache Access Modes.....	6-16
6.3.1	Write-Through Bit (W)	6-16
6.3.2	Caching Inhibited Bit (I)	6-17
6.3.3	Memory Coherence Bit (M).....	6-17
6.3.4	W, I, and M Bit Combinations.....	6-18
6.4	General Memory Protection Mechanism	6-19
6.5	Selection of Address Translation Type	6-21
6.5.1	Address Translation Selection for Instruction Accesses.....	6-21
6.5.1.1	Instruction Address Translation Disabled: MSR[IT] = 0.....	6-22
6.5.1.2	Instruction Address Translation Enabled: MSR[IT] = 1.....	6-22
6.5.2	Address Translation Selection for Data Accesses.....	6-23
6.5.2.1	I/O Controller Interface Address Translation: T = 1 in Segment Register	6-23
6.5.2.2	Data Translation Disabled: MSR[DT] = 0	6-23
6.5.2.3	Data Translation Enabled: MSR[DT] = 1	6-23
6.6	Direct Address Translation.....	6-24
6.7	Block Address Translation	6-24
6.7.1	BAT Array Organization.....	6-25
6.7.2	Recognition of Addresses in BAT Array	6-26
6.7.3	BAT Register Implementation of BAT Array	6-27
6.7.4	Block Memory Protection.....	6-29
6.7.5	Block Physical Address Generation.....	6-29
6.7.6	Block Address Translation Summary	6-30
6.8	Memory Segment Model.....	6-33
6.8.1	Page Address Translation Resources	6-33
6.8.2	Recognition of Addresses in Segments.....	6-34
6.8.2.1	Selection of Memory Segments	6-35
6.8.2.2	Selection of I/O Controller Interface Segments.....	6-35
6.8.3	Page Address Translation.....	6-36
6.8.3.1	Segment Register Definition.....	6-37
6.8.3.2	Page Table Entry (PTE) Format.....	6-38
6.8.4	Page History Recording	6-40

CONTENTS

Paragraph Number	Title	Page Number
6.8.4.1	Reference Bit	6-41
6.8.4.2	Change Bit	6-41
6.8.5	Page Memory Protection	6-41
6.8.6	Page Address Translation Summary	6-42
6.9	Hashed Page Tables.....	6-42
6.9.1	Page Table Definition.....	6-44
6.9.1.1	Table Search Description Register (SDR1).....	6-45
6.9.1.2	Page Table Size	6-46
6.9.1.3	Hashing Functions	6-47
6.9.1.4	Page Table Addresses.....	6-48
6.9.1.5	Page Table Structure	6-50
6.9.1.5.1	Page Table Structure Example	6-51
6.9.1.5.2	PTEG Address Mapping Example	6-52
6.9.2	Page Table Search Operation	6-55
6.9.3	Page Table Updates	6-58
6.9.3.1	Adding a Page Table Entry	6-59
6.9.3.2	Modifying a Page Table Entry	6-60
6.9.3.2.1	General Case	6-60
6.9.3.2.2	Clearing the Reference (R) Bit	6-60
6.9.3.2.3	Modifying the Virtual Address	6-61
6.9.3.3	Deleting a Page Table Entry	6-61
6.9.4	Segment Register Updates.....	6-61
6.10	I/O Controller Interface Address Translation.....	6-62
6.10.1	Segment Register Format for I/O Controller Interface.....	6-62
6.10.2	I/O Controller Interface Accesses	6-63
6.10.3	I/O Controller Interface Segment Protection.....	6-63
6.10.4	Memory-Forced I/O Controller Interface Accesses	6-63
6.10.5	Instructions Not Supported in I/O Controller Interface Segments	6-64
6.10.6	Instructions with No Effect in I/O Controller Interface Segments.....	6-64
6.10.7	I/O Controller Interface Summary Flow	6-65

Chapter 7 Instruction Timing

7.1	Terminology and Conventions	7-1
7.1.1	Definition of Terms	7-1
7.1.2	Timing Tables.....	7-3
7.2	Pipeline Description	7-4
7.2.1	Processor Core.....	7-4
7.2.1.1	Dispatch Stage Logic.....	7-9
7.2.1.2	Integer Unit (IU).....	7-10
7.2.1.3	Floating-Point Unit (FPU).....	7-11

CONTENTS

7.2.1.4	Branch Processing Unit (BPU)	7-12
7.2.1.5	Memory Subsystem Pipeline Stages	7-13
7.2.2	Memory Subsystem.....	7-14
7.2.2.1	Memory Management Unit (MMU)	7-14
7.2.2.2	Bus Interface Unit	7-14
7.2.2.2.1	Write Queue	7-15
7.2.2.2.2	Read Queue	7-15
7.2.2.2.3	Bus Interface Arbitration	7-16
7.2.2.2.4	Bus Parking.....	7-17
7.2.2.3	Cache Unit.....	7-17
7.2.2.3.1	Cache Arbiter	7-17
7.2.2.3.2	Cache Hit Timing.....	7-17
7.2.2.3.3	Cache Miss Timing	7-18
7.2.2.3.4	Timings When the Processor Clock Frequency Equals the Bus Clock Frequency	7-18
7.2.2.3.5	Timings When the Processor Clock Frequency Does Not Equal the Bus Clock Frequency	7-20
7.3	Pipeline Timing	7-22
7.3.1	Common Stages/BPU Pipeline Stages	7-23
7.3.1.1	Common Stages—Fetch Arbitration (FA) Stage	7-23
7.3.1.2	Common Stages—Cache Arbitration (CARB) Stage	7-24
7.3.1.3	Common Stages—Cache Access (CACC) Stage.....	7-24
7.3.1.4	Common Stages—Dispatch (DS) Stage	7-25
7.3.1.4.1	Branch Dispatch.....	7-25
7.3.1.4.2	Integer Dispatch	7-25
7.3.1.4.3	Floating-Point Dispatch	7-26
7.3.1.4.4	Synchronization Tags for the Precise Exception Model.....	7-26
7.3.1.4.5	Dispatch Considerations Related to IU/FPU Synchronization	7-28
7.3.2	BPU Pipeline Stages	7-29
7.3.2.1	Speculative Execution and Mispredict Recovery Mechanism.....	7-29
7.3.2.2	Branch Pipeline Timing	7-31
7.3.3	Integer Pipeline Stages	7-35
7.3.3.1	Integer Pipeline—Integer Decode (ID) Stage	7-37
7.3.3.2	Integer Pipeline—Integer Execute (IE) Stage.....	7-38
7.3.3.2.1	IE Stage—ALU Instruction Operation	7-38
7.3.3.2.2	IE Stage—Basic Load and Store Instruction Operation	7-39
7.3.3.3	Integer Operations that Access the Memory Subsystem	7-39
7.3.3.3.1	Integer Pipeline—CARB Stage	7-39
7.3.3.3.2	Integer and Floating-Point Store Buffer Stages (ISB and FPSB)	7-40
7.3.3.3.3	Address Translation	7-40
7.3.3.3.4	Unaligned Load/Store Operations.....	7-40
7.3.3.3.5	Load/Store String/Multiple Operations.....	7-41
7.3.3.3.6	Integer Pipeline—Cache Access (CACC) Stage	7-41

CONTENTS

Paragraph Number	Title	Page Number
7.3.3.4	Integer Pipeline—Integer Writeback Stages (IWA and IWL)	7-42
7.3.3.5	Integer Pipeline Instruction Timings	7-42
7.3.3.5.1	Arithmetic Instructions	7-42
7.3.3.5.2	Boolean Logic Instruction Timings	7-46
7.3.3.5.3	Rotate, Shift, and Mask Instruction Timings	7-47
7.3.3.5.4	Condition Register (CR) Instruction Timings	7-49
7.3.3.5.5	Move to SPR (mtspr) Instruction Timings	7-51
7.3.3.5.6	Move to MSR (mtmsr) Instruction	7-52
7.3.3.5.7	Move to Segment Register Instructions	7-53
7.3.3.5.8	Move from Special Purpose Register (mfspr)	7-54
7.3.3.5.9	Move from Machine State Register (mfmsr) Instruction Timing	7-55
7.3.3.5.10	Move from Segment Register Instruction Timing	7-55
7.3.3.5.11	System Call (sc) and Return from Interrupt (rfi) Instruction Timings ..	7-56
7.3.3.5.12	Cache Instruction Timings	7-56
7.3.3.5.13	Load Instruction Timing	7-58
7.3.3.5.14	Load with Update Instruction Timing	7-59
7.3.3.5.15	Load Multiple Word (lmw) and Load String Word Immediate (lswi) ..	7-60
7.3.3.5.16	Load String Word Indexed (lswx) and Load String and Compare Byte Indexed (lscbx) Instruction Timing	7-61
7.3.3.5.17	Integer Store Instruction Timings	7-63
7.3.3.5.18	Store with Update Instruction Timing	7-64
7.3.3.5.19	Floating-Point Store Instruction Timing	7-64
7.3.3.5.20	Update-Form Floating-Point Store Instruction Timings	7-66
7.3.3.5.21	Store Multiple Word (stmw) and Store String Word Immediate (stswi)	7-68
7.3.3.5.22	Store String Word Indexed (stswx) Instruction Timings	7-69
7.3.3.5.23	Store Conditional Word Indexed Instruction	7-71
7.3.4	Floating-Point Pipeline Stages	7-72
7.3.4.1	Floating-Point Decode Stage (FD)	7-73
7.3.4.2	Floating-Point Multiply Stage (FPM)	7-74
7.3.4.3	Floating-Point Add Stage (FPA)	7-74
7.3.4.4	Floating-Point Write-Back Stage (FWA)	7-75
7.3.4.5	Floating-Point Pipeline Timing	7-75
7.3.4.5.1	Single-Precision Instructions	7-75
7.3.4.5.2	Double-Precision Instruction Timing	7-77
7.3.4.5.3	Floating-Point Move/Store Instruction Timing	7-80
7.3.4.5.4	Convert-to-Integer Instruction Timing	7-80
7.3.4.5.5	Special Instructions Implemented in the FPU	7-80
7.3.4.5.6	Floating-Point Special-Case Number-Handling Stalls	7-81
7.3.4.5.7	Floating-Point Normalization Stalls	7-83
7.4	Execute Stage Delay Summary	7-84

CONTENTS

Chapter 8 Signal Descriptions

8.1	Signal Configuration	8-2
8.2	Signal Descriptions	8-3
8.2.1	Address Bus Arbitration Signals	8-3
8.2.1.1	Bus Request ($\overline{\text{BR}}$)—Output	8-4
8.2.1.2	Bus Grant ($\overline{\text{BG}}$)—Input	8-4
8.2.1.3	Address Bus Busy ($\overline{\text{ABB}}$)	8-5
8.2.1.3.1	Address Bus Busy ($\overline{\text{ABB}}$)—Output	8-5
8.2.1.3.2	Address Bus Busy ($\overline{\text{ABB}}$)—Input	8-5
8.2.2	Address Transfer Start Signals	8-6
8.2.2.1	Transfer Start (TS)	8-6
8.2.2.1.1	Transfer Start ($\overline{\text{TS}}$)—Output	8-6
8.2.2.1.2	Transfer Start ($\overline{\text{TS}}$)—Input	8-6
8.2.2.2	Extended Address Transfer Start ($\overline{\text{XATS}}$)	8-6
8.2.2.2.1	Extended Address Transfer Start ($\overline{\text{XATS}}$)—Output	8-7
8.2.2.2.2	Extended Address Transfer Start ($\overline{\text{XATS}}$)—Input	8-7
8.2.3	Address Transfer Signals	8-7
8.2.3.1	Address Bus (A0–A31)	8-7
8.2.3.1.1	Address Bus (A0–A31)—Output (Memory Operations)	8-7
8.2.3.1.2	Address Bus (A0–A31)—Input (Memory Operations)	8-8
8.2.3.1.3	Address Bus (A0–A31)—Output (I/O Controller Interface Operations)	8-8
8.2.3.1.4	Address Bus (A0–A31)—Input (I/O Controller Interface Operations)	8-8
8.2.3.2	Address Bus Parity (AP0–AP3)	8-8
8.2.3.2.1	Address Bus Parity (AP0–AP3)—Output	8-9
8.2.3.2.2	Address Bus Parity (AP0–AP3)—Input	8-9
8.2.3.3	Address Parity Error ($\overline{\text{APE}}$)—Output	8-9
8.2.4	Address Transfer Attribute Signals	8-10
8.2.4.1	Transfer Type (TT0–TT4)	8-10
8.2.4.1.1	Transfer Type (TT0–TT4)—Output	8-10
8.2.4.1.2	Transfer Type (TT0–TT3)—Input	8-10
8.2.4.2	Transfer Size (TSIZ0–TSIZ2)	8-12
8.2.4.2.1	Transfer Size (TSIZ0–TSIZ2)—Output	8-12
8.2.4.2.2	Transfer Size (TSIZ0–TSIZ2)—Input	8-13
8.2.4.3	Transfer Burst ($\overline{\text{TBST}}$)	8-13
8.2.4.3.1	Transfer Burst ($\overline{\text{TBST}}$)—Output	8-13
8.2.4.3.2	Transfer Burst (TBST)—Input	8-14
8.2.4.4	Transfer Code (TC0–TC1)—Output	8-14
8.2.4.5	Cache Inhibit ($\overline{\text{CI}}$)—Output	8-14
8.2.4.6	Write-Through ($\overline{\text{WT}}$)—Output	8-15
8.2.4.7	Global ($\overline{\text{GBL}}$)	8-15
8.2.4.7.1	Global ($\overline{\text{GBL}}$)—Output	8-15

CONTENTS

Paragraph Number	Title	Page Number
8.2.4.7.2	Global ($\overline{\text{GBL}}$)—Input	8-15
8.2.4.8	Cache Set Element (CSE0–CSE2)—Output	8-15
8.2.4.9	High-Priority Snoop Request ($\overline{\text{HP_SNP_REQ}}$).....	8-16
8.2.5	Address Transfer Termination Signals	8-16
8.2.5.1	Address Acknowledge ($\overline{\text{AACK}}$)—Input.....	8-16
8.2.5.2	Address Retry ($\overline{\text{ARTRY}}$).....	8-17
8.2.5.2.1	Address Retry ($\overline{\text{ARTRY}}$)—Output.....	8-17
8.2.5.2.2	Address Retry ($\overline{\text{ARTRY}}$)—Input	8-18
8.2.5.3	Shared ($\overline{\text{SHD}}$).....	8-18
8.2.5.3.1	Shared ($\overline{\text{SHD}}$)—Output.....	8-18
8.2.5.3.2	Shared ($\overline{\text{SHD}}$)—Input	8-19
8.2.6	Data Bus Arbitration Signals.....	8-19
8.2.6.1	Data Bus Grant ($\overline{\text{DBG}}$)—Input	8-19
8.2.6.2	Data Bus Write Only ($\overline{\text{DBWO}}$)—Input	8-20
8.2.6.3	Data Bus Busy ($\overline{\text{DBB}}$)	8-20
8.2.6.3.1	Data Bus Busy ($\overline{\text{DBB}}$)—Output	8-20
8.2.6.3.2	Data Bus Busy ($\overline{\text{DBB}}$)—Input.....	8-20
8.2.7	Data Transfer Signals	8-21
8.2.7.1	Data Bus (DH0–DH31, DL0–DL31)	8-21
8.2.7.1.1	Data Bus (DH0–DH31, DL0–DL31)—Output	8-22
8.2.7.1.2	Data Bus (DH0–DH31, DL0–DL31)—Input.....	8-22
8.2.7.2	Data Bus Parity (DP0–DP7).....	8-22
8.2.7.2.1	Data Bus Parity (DP0–DP7)—Output.....	8-22
8.2.7.2.2	Data Bus Parity (DP0–DP7)—Input	8-23
8.2.7.3	Data Parity Error ($\overline{\text{DPE}}$)—Output.....	8-23
8.2.8	Data Transfer Termination Signals	8-23
8.2.8.1	Transfer Acknowledge ($\overline{\text{TA}}$)—Input.....	8-24
8.2.8.2	Data Retry ($\overline{\text{DRTRY}}$)—Input.....	8-24
8.2.8.3	Transfer Error Acknowledge ($\overline{\text{TEA}}$)—Input.....	8-25
8.2.9	System Status Signals.....	8-25
8.2.9.1	Interrupt ($\overline{\text{INT}}$)—Input.....	8-25
8.2.9.2	Checkstop Input ($\overline{\text{CKSTP_IN}}$)—Input	8-26
8.2.9.3	Checkstop Output ($\overline{\text{CKSTP_OUT}}$)—Output.....	8-26
8.2.9.4	Reset Signals	8-26
8.2.9.4.1	Hard Reset ($\overline{\text{HRESET}}$)—Input.....	8-27
8.2.9.4.2	Soft Reset ($\overline{\text{SRESET}}$)—Input	8-27
8.2.9.5	System Quiesced ($\overline{\text{SYS_QUIESC}}$).....	8-27
8.2.9.6	Resume ($\overline{\text{RESUME}}$)	8-28
8.2.9.7	Quiesce Request ($\overline{\text{QUIESC_REQ}}$)	8-28
8.2.9.8	Reservation ($\overline{\text{RSRV}}$)—Output.....	8-28
8.2.9.9	Driver Mode ($\overline{\text{SC_DRIVE}}$)	8-29
8.2.10	COP/Scan Interface	8-29
8.2.11	Clock Signals.....	8-30

CONTENTS

8.2.11.1	Double-Speed Processor Clock (2X_PCLK)—Input	8-30
8.2.11.2	Clock Phase (PCLK_EN)—Input	8-31
8.2.11.3	Bus Phase (BCLK_EN)—Input.....	8-32
8.2.11.4	Real-Time Clock (RTC)—Input	8-35
8.3	Clocking in a Multiprocessor System	8-35

Chapter 9 System Interface Operation

9.1	PowerPC 601 Microprocessor System Interface Overview	9-1
9.1.1	Operation of the On-Chip Cache.....	9-2
9.1.2	Operation of the Memory Unit for Loads and Stores	9-4
9.1.3	Operation of the System Interface.....	9-4
9.1.4	I/O Controller Interface Accesses	9-5
9.2	Memory Access Protocol	9-6
9.2.1	Arbitration Signals	9-8
9.2.2	Address Pipelining and Split-Bus Transactions.....	9-9
9.3	Address Bus Tenure	9-10
9.3.1	Address Bus Arbitration.....	9-10
9.3.2	Address Transfer	9-12
9.3.2.1	Address Bus Parity	9-13
9.3.2.2	Address Transfer Attribute Signals.....	9-13
9.3.2.2.1	Transfer Type (TT0–TT4) Signals.....	9-13
9.3.2.2.2	Transfer Size (TSIZ0–TSIZ2) Signals.....	9-14
9.3.2.3	Effect of Alignment in Data Transfers.....	9-15
9.3.2.3.1	Alignment of External Control Instructions.....	9-17
9.3.2.4	Transfer Code (TC0–TC1) Signals	9-18
9.3.3	Address Transfer Termination	9-19
9.3.3.1	Address Retry Sources	9-21
9.4	Data Bus Tenure.....	9-21
9.4.1	Data Bus Arbitration	9-22
9.4.1.1	Using the DBB Signal	9-22
9.4.2	Data Transfer.....	9-23
9.4.3	Data Transfer Termination.....	9-24
9.4.3.1	Normal Single-Beat Termination.....	9-24
9.4.3.2	Data Transfer Termination Due to a Bus Error.....	9-26
9.4.4	Memory Coherency—MESI Protocol.....	9-28
9.5	Timing Examples	9-30
9.6	Memory- vs. I/O-Mapped I/O Operations.....	9-37
9.6.1	I/O Controller Interface Transactions	9-39
9.6.1.1	Store Operations.....	9-40
9.6.1.2	Load Operations.....	9-40

CONTENTS

Paragraph Number	Title	Page Number
9.6.2	I/O Controller Interface Transaction Protocol Details	9-41
9.6.2.1	Packet 0	9-42
9.6.2.2	Packet 1	9-43
9.6.3	I/O Reply Operations.....	9-43
9.6.4	I/O Controller Interface Operation Timing	9-45
9.7	Interrupt, Checkstop, and Reset Signals.....	9-47
9.7.1	External Interrupt.....	9-47
9.7.2	Checkstops.....	9-47
9.7.3	Reset Inputs	9-48
9.7.4	Soft Stop Control Signals	9-48
9.8	Processor State Signals.....	9-48
9.8.1	Support for the lwarx/stwcx . Instruction Pair.....	9-48
9.9	IEEE 1149.1-Compatible Interface	9-49
9.9.1	Deviations from the IEEE 1149.1 Boundary-Scan Specifications.....	9-49
9.9.2	Additional Information about the IEEE 1149.1 Interface	9-50
9.9.3	IEEE 1149.1 Interface Description.....	9-50
9.9.4	IEEE Interface Clock Requirements	9-50
9.9.5	IEEE 1149.1 Interface Reset Requirements	9-52
9.9.6	IEEE Interface Instruction Set.....	9-53
9.9.7	IEEE 1149.1 Interface Boundary-Scan Chain.....	9-53
9.10	Using DBWO (Data Bus Write Only)	9-60

Chapter 10 Instruction Set

10.1	Instruction Formats.....	10-1
10.1.1	Split-Field Notation	10-1
10.1.2	Instruction Fields	10-2
10.1.3	Notation and Conventions	10-4
10.2	Instruction Set.....	10-6
10.3	Instructions Not Implemented by the 601	10-219

Appendix A Instruction Set Listings

A.1	Complete Instruction List Sorted by Mnemonic	A-1
A.2	Complete Instruction List Sorted by Opcode	A-10
A.3	Instructions Grouped by Functional Categories.....	A-18
A.4	Complete Instruction List Sorted by Form.....	A-28

CONTENTS

Appendix B POWER Architecture Cross Reference

B.1	New Instructions, Formerly Supervisor-Level Instructions.....	B-1
B.2	Newly Supervisor-Level Instructions	B-1
B.3	Reserved Bits in Instructions	B-2
B.4	Reserved Bits in Registers	B-2
B.5	Alignment Check	B-2
B.6	Condition Register	B-2
B.7	Inappropriate Use of LK and Rc bits	B-3
B.8	BO Field.....	B-3
B.9	Branch Conditional to Count Register.....	B-4
B.10	System Call/Supervisor Call	B-4
B.11	Integer Exception Register (XER).....	B-4
B.12	Update Forms of Memory Access	B-4
B.13	Multiple Register Loads.....	B-5
B.14	Alignment for Load/Store Multiple	B-5
B.15	Load String Instructions.....	B-5
B.16	Synchronization	B-5
B.17	Move to/from SPR	B-6
B.18	Effects of Exceptions on FPSCR Bits FR and FI	B-6
B.19	Floating-Point Store Instructions	B-6
B.20	Move from FPSCR	B-6
B.21	Clearing Bytes in the Data Cache	B-7
B.22	Segment Register Instructions	B-7
B.23	TLB Entry Invalidation.....	B-7
B.24	Timing Facilities	B-7
B.24.1	Real-Time Clock	B-7
B.24.2	Decrementer	B-8
B.25	Deleted Instructions	B-8
B.26	POWER Instructions Supported by the PowerPC Architecture	B-10

Appendix C PowerPC Instructions Not Implemented

CONTENTS

Paragraph Number	Title	Page Number
Appendix D		
Classes of Instructions		
D.1	Classes of Instructions.....	D-1
D.1.1	Defined Instruction Class	D-1
D.1.1.1	Invalid Instruction Forms	D-2
D.1.2	Illegal Instruction Class	D-2
D.1.3	Reserved Instructions	D-3
Appendix E		
Multiple-Precision Shifts		
E.1	Multiple-Precision Shift Examples	E-1
Appendix F		
Floating-Point Models		
F.1	Conversion from Floating-Point Number to Signed Fixed-Point Integer Word	F-1
F.2	Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Word	F-1
F.3	Floating-Point Models.....	F-2
F.3.1	Floating-Point Round to Single-Precision Model	F-2
F.3.2	Floating-Point Convert to Integer Model	F-6
Appendix G		
Synchronization Programming Examples		
G.1	General Information	G-1
G.2	Synchronization Primitives	G-2
G.2.1	Fetch and No-Op	G-2
G.2.2	Fetch and Store	G-2
G.2.3	Fetch and Add.....	G-3
G.2.4	Fetch and AND.....	G-3
G.2.5	Test and Set	G-3
G.3	Compare and Swap.....	G-4
G.4	Lock Acquisition and Release.....	G-4
G.5	List Insertion	G-5

CONTENTS

Appendix H Implementation Summary for Programmers

H.1	POWER Extensions	H-3
H.2	Variances.....	H-4
H.3	Implementation-Dependent Extensions	H-5
H.4	Options to the PowerPC Architecture.....	H-6

Appendix I Instruction Timing Examples

I.1	Branch Instruction Timing Examples	I-1
I.1.1	General Branch Timing.....	I-1
I.1.1.1	Dispatch Considerations.....	I-1
I.1.1.2	Integer Instruction Dependencies.....	I-3
I.1.1.3	SPR Dependencies with LR and CTR.....	I-5
I.1.1.4	Stalls Caused when the Link Shadow Register Is Full.....	I-7
I.1.1.5	Performance Considerations when an Instruction Cannot be Dispatched Out of Order—Link and Count Tag Dependencies	I-10
I.1.1.6	Conditional Branch Timing.....	I-12
I.1.1.6.1	Conditional Operations—Case 1	I-12
I.1.1.6.2	Conditional Operations—Case 2	I-16
I.1.1.6.3	Conditional Operations—Case 3	I-20
I.1.1.6.4	Conditional Operations—Case 4	I-26
I.1.1.6.5	Conditional Operations—Case 5	I-37
I.1.1.7	Conditional Loop Closure Examples	I-48
I.1.1.7.1	Conditional Loop Closure—Case 1.....	I-48
I.1.1.7.2	Conditional Loop Closure—Case 2.....	I-52
I.1.1.7.3	Conditional Loop Closure—Case 3.....	I-58
I.1.1.7.4	Conditional Loop Closure—Case 1.....	I-70
I.2	Integer Instruction Timing Examples	I-83
I.2.1	ALU Instruction Timings.....	I-83
I.2.1.1	GPR Data Dependencies	I-83
I.2.1.2	Condition Register (CR) Dependencies	I-88
I.2.1.3	XER Dependencies.....	I-97
I.2.1.4	MQ Dependencies	I-104
I.2.1.5	Other Register Dependencies on ALU Instructions	I-106
I.2.2	Load/Store Instruction Timings	I-111
I.2.2.1	Load Target Dependencies.....	I-111
I.2.2.1.1	Load Instructions Followed by an Independent Operation Body.....	I-111

CONTENTS

Paragraph Number	Title	Page Number
I.2.2.1.2	Load Instruction Followed by a Dependent Operation.....	I-112
I.2.2.1.3	Load Instruction Followed by a Dependent Operation with an Intervening Independent Instruction.....	I-113
I.2.2.1.4	Consecutive Load Instructions without Register Dependencies.	I-114
I.2.2.1.5	Consecutive Load Instructions with a Dependency	I-114
I.2.3	Store Source Dependencies	I-119
I.2.3.1	Load and Store Operations that Use the Update Option.....	I-121
I.2.3.2	Load/Store Collisions	I-125
I.3	Floating-Point Instruction Timing Examples	I-126
I.3.1	Floating-Point Data Dependency Stalls.....	I-126
I.3.2	Timing Examples Involving Floating-Point Code Sequences.....	I-130
I.4	Additional Code Sequence Timings.....	I-150

Glossary of Terms and Abbreviations

Index

Appendix A

Instruction Set Listings

This appendix lists the instruction set implemented in the PowerPC 601 microprocessor and the additional PowerPC instructions not implemented in the 601 sorted by mnemonic, opcode, and form, and grouped by functional categories.

A.1 Complete Instruction List Sorted by Mnemonic

Table A-1 lists the instructions implemented in the 601 plus those defined in the PowerPC architecture that are not implemented in the 601 in alphabetical order by mnemonic.

Table A-1. Complete Instruction List Sorted by Mnemonic

Key:

Reserved bits

Instruction not implemented in the 601

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
abs_x³	31			D					A			0	0	0	0	0	OE				360						Rc
add_x	31			D					A					B			OE				266						Rc
addc_x	31			D					A					B			OE				10						Rc
addex	31			D					A					B			OE				138						Rc
addi	14			D					A			SIMM															
addic	12			D					A			SIMM															
addic.	13			D					A			SIMM															
addis	15			D					A			SIMM															
addm_x	31			D					A			0	0	0	0	0	OE				234						Rc
addz_x	31			D					A			0	0	0	0	0	OE				202						Rc
and_x	31			S					A					B			28										Rc
andc_x	31			S					A					B			60										Rc
andi.	28			S					A			UIMM															
andis.	29			S					A			UIMM															



Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31				
bx	18	LI																												AA	LK
bcx	16	BO				BI				BD												AA	LK								
bcctrx	19	BO				BI				0 0 0 0 0				528								LK									
bclrx	19	BO				BI				0 0 0 0 0				16								LK									
clcs ³	31	D				A				0 0 0 0 0				531								Rc									
cmp	31	crfD	0	L	A				B				0								0										
cmpi	11	crfD	0	L	A				SIMM																						
cmpl	31	crfD	0	L	A				B				32								0										
cmpli	10	crfD	0	L	A				UIMM																						
cntlzd ⁵	31	S				A				0 0 0 0 0				58								Rc									
cntlzwx	31	S				A				0 0 0 0 0				26								Rc									
crand	19	crbD				crbA				crbB				257								0									
crandc	19	crbD				crbA				crbB				129								0									
creqv	19	crbD				crbA				crbB				289								0									
crnand	19	crbD				crbA				crbB				225								0									
crnor	19	crbD				crbA				crbB				33								0									
cror	19	crbD				crbA				crbB				449								0									
crorc	19	crbD				crbA				crbB				417								0									
crxor	19	crbD				crbA				crbB				193								0									
dcbf	31	0 0 0 0 0				A				B				86								0									
dcbi ¹	31	0 0 0 0 0				A				B				470								0									
dcbst	31	0 0 0 0 0				A				B				54								0									
dcbt	31	0 0 0 0 0				A				B				278								0									
dcbtst	31	0 0 0 0 0				A				B				246								0									
dcbz	31	0 0 0 0 0				A				B				1014								0									
divx ³	31	D				A				B				OE	331								Rc								
divd ⁵	31	D				A				B				OE	489								Rc								
divdu ⁵	31	D				A				B				OE	457								Rc								
divsx ³	31	D				A				B				OE	363								Rc								
divwx	31	D				A				B				OE	491								Rc								
divwux	31	D				A				B				OE	459								Rc								
dozx ³	31	D				A				B				OE	264								Rc								
dozi ³	9	D				A				SIMM																					

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eciwx	31	D			A			B			310						0										
ecowx	31	S			A			B			438						0										
eieio	31	0 0 0 0 0			0 0 0 0 0			0 0 0 0 0			854						0										
eqvx	31	S			A			B			284						Rc										
extsbx	31	S			A			0 0 0 0 0			954						Rc										
extshx	31	S			A			0 0 0 0 0			922						Rc										
extsw ⁵	31	S			A			0 0 0 0 0			986						Rc										
fabsx	63	D			0 0 0 0 0			B			264						Rc										
faddx	63	D			A			B			0 0 0 0 0			21			Rc										
faddsx	59	D			A			B			0 0 0 0 0			21			Rc										
fcfid ⁵	63	D			0 0 0 0 0			B			846						Rc										
fcmpo	63	crfD		0 0		A			B			32						0									
fcmpu	63	crfD		0 0		A			B			0						0									
fctid ⁵	63	D			0 0 0 0 0			B			814						Rc										
fctidz ⁵	63	D			0 0 0 0 0			B			815						Rc										
fctiwx	63	D			0 0 0 0 0			B			14						Rc										
fctiwzx	63	D			0 0 0 0 0			B			15						Rc										
fdivx	63	D			A			B			0 0 0 0 0			18			Rc										
fdivsx	59	D			A			B			0 0 0 0 0			18			Rc										
fmaddx	63	D			A			B			C			29			Rc										
fmaddsx	59	D			A			B			C			29			Rc										
fmrx	63	D			0 0 0 0 0			B			72						Rc										
fmsubx	63	D			A			B			C			28			Rc										
fmsubsx	59	D			A			B			C			28			Rc										
fmulx	63	D			A			0 0 0 0 0			C			25			Rc										
fmulsx	59	D			A			0 0 0 0 0			C			25			Rc										
fnabsx	63	D			0 0 0 0 0			B			136						Rc										
fnegx	63	D			0 0 0 0 0			B			40						Rc										
fnmaddx	63	D			A			B			C			31			Rc										
fnmaddsx	59	D			A			B			C			31			Rc										
fnmsubx	63	D			A			B			C			30			Rc										
fnmsubsx	59	D			A			B			C			30			Rc										
fresx	59	D			0 0 0 0 0			B			0 0 0 0 0			24			Rc										

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
frsp _x	63	D						0	0	0	0	0	B								12						Rc
frsq _{rte}	63	D						0	0	0	0	0	B					0	0	0	0	0	26				Rc
fsel _x	63	D						A				B						frC				23					Rc
fsqr _t _x	63	D						0	0	0	0	0	B					0	0	0	0	0	22				Rc
fsqr _t _s	59	D						0	0	0	0	0	B					0	0	0	0	0	22				Rc
fsub _x	63	D						A				B						0	0	0	0	0	20				Rc
fsub _s _x	59	D						A				B						0	0	0	0	0	20				Rc
icbi	31		0	0	0	0	0	A				B										982					0
isync	19		0	0	0	0	0	0	0	0	0	0	0	0	0	0						150					0
lbz	34	D						A																			
lbzu	35	D						A																			
lbz _{ux}	31	D						A				B										119					0
lbz _x	31	D						A				B										87					0
ld ⁵	58	D						A										ds									0
ldar _x ⁵	31	D						A				B										84					0
ldu ⁵	58	D						A										ds									1
ldux ⁵	31	D						A				B										53					0
ldx ⁵	31	D						A				B										21					0
lfd	50	D						A																			
lfd _u	51	D						A																			
lfd _{ux}	31	D						A				B										631					0
lfd _x	31	D						A				B										599					0
lfs	48	D						A																			
lfs _u	49	D						A																			
lfs _{ux}	31	D						A				B										567					0
lfs _x	31	D						A				B										535					0
lha	42	D						A																			
lhau	43	D						A																			
lhau _x	31	D						A				B										375					0
lhax	31	D						A				B										343					0
lhbr _x	31	D						A				B										790					0
lhz	40	D						A																			
lhz _u	41	D						A																			

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lhzux	31	D			A			B			311										0						
lhzx	31	D			A			B			279										0						
lmw ⁴	46	D			A			d																			
lscbx ^{3,4}	31	D			A			B			277										Rc						
lswi ⁴	31	D			A			NB			597										0						
lswx ⁴	31	D			A			B			533										0						
lwa ⁵	58	D			A			ds																	2		
lwarx	31	D			A			B			20										0						
lwaux ⁵	31	D			A			B			373										0						
lwax ⁵	31	D			A			B			341										0						
lwbrx	31	D			A			B			534										0						
lwz	32	D			A			d																			
lwzu	33	D			A			d																			
lwzux	31	D			A			B			55										0						
lwzx	31	D			A			B			23										0						
maskgx ³	31	S			A			B			29										Rc						
maskirx ³	31	S			A			B			541										Rc						
mcrf	19	crfD		00		crfS		00		00000				0				0									
mcrfs	63	crfD		00		crfS		00		00000				64				0									
mcrxr	31	crfS		00		00000				00000				512				0									
mfcrr	31	D			00000				00000				19				0										
mffsx	63	D			00000				00000				583				Rc										
mfmsr ¹	31	D			00000				00000				83				0										
mfspr ²	31	D			SPR										339				0								
mfsr ¹	31	D			0	SR			00000				595				0										
mfsrin ¹	31	D			00000				B				659				0										
mftb	31	D			TBR										371				0								
mtcrf	31	S			0	CRM						0	144				0										
mtfsb0x	63	crbD			00000				00000				70				Rc										
mtfsb1x	63	crbD			00000				00000				38				Rc										
mtfsfx	63	0	FM						0	B			711				Rc										
mtfsfix	63	crbD		00		00000				IMM		0	134				Rc										
mtmsr ¹	31	S			00000				00000				146				0										

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31				
mtspr ²	31	D		SPR										467										0							
mtsr ¹	31	S		0	SR			0 0 0 0 0					210										0								
mtsrin ¹	31	S		0 0 0 0 0					B					242										0							
mulx ³	31	D		A					B					OE	107										Rc						
mulhd ⁵	31	D		A					B					0	73										Rc						
mulhdu ⁵	31	D		A					B					0	9										Rc						
mulhwx	31	D		A					B					0	75										Rc						
mulhwux	31	D		A					B					0	11										Rc						
mulld ⁵	31	D		A					B					OE	233										Rc						
mulldi	7	D		A					SIMM																						
mullwx	31	D		A					B					OE	235										Rc						
nabsx ³	31	D		A					0 0 0 0 0					OE	488										Rc						
nandx	31	S		A					B					476										Rc							
negx	31	D		A					0 0 0 0 0					OE	104										Rc						
norx	31	S		A					B					124										Rc							
orx	31	S		A					B					444										Rc							
orcx	31	S		A					B					412										Rc							
ori	24	S		A					UIMM																						
oris	25	S		A					UIMM																						
rfi ¹	19	0 0 0 0 0			0 0 0 0 0			0 0 0 0 0			50										0										
rldcl ⁵	30	S		A					B					MB					8			Rc									
rldcr ⁵	30	S		A					B					ME					9			Rc									
rldic ⁵	30	S		A					SH					MB					2		SH	Rc									
rldicl ⁵	30	S		A					SH					MB					0		SH	Rc									
rldicr ⁵	30	S		A					SH					ME					1		SH	Rc									
rldimi ⁵	30	S		A					SH					MB					3		SH	Rc									
rlmix ³	22	S		A					SH					MB					ME			Rc									
rlwimix	20	S		A					SH					MB					ME			Rc									
rlwinmx	21	S		A					SH					MB					ME			Rc									
rlwnmx	23	S		A					B					MB					ME			Rc									
rribx ³	31	S		A					B					537										Rc							
sc	17	0 0 0 0 0			0 0 0 0 0			0 0																			1	0			
slbia ^{1,5}	31	0 0 0 0 0			0 0 0 0 0			0 0 0 0 0					498										0								

Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
slbie ^{1,5}	31	0	0	0	0	0	0	0	0	0	0	B						434									0
sld ⁵	31	S						A				B						27									Rc
slex ³	31	S						A				B						153									Rc
sleq ³	31	S						A				B						217									Rc
sliq ³	31	S						A				SH						184									Rc
slliq ³	31	S						A				SH						248									Rc
sllq ³	31	S						A				B						216									Rc
slq ³	31	S						A				B						152									Rc
slw ^x	31	S						A				B						24									Rc
srad ⁵	31	S						A				B						794									Rc
sradi ⁵	31	S						A				SH						413						SH			Rc
sraiq ³	31	S						A				SH						952									Rc
sraq ³	31	S						A				B						920									Rc
sraw ^x	31	S						A				B						792									Rc
srawi ^x	31	S						A				SH						824									Rc
srd ⁵	31	S						A				B						539									Rc
srex ³	31	S						A				B						665									Rc
sreax ³	31	S						A				B						921									Rc
sreq ³	31	S						A				B						729									Rc
sriq ³	31	S						A				SH						696									Rc
srliq ³	31	S						A				SH						760									Rc
srliq ³	31	S						A				B						728									Rc
srq ³	31	S						A				B						664									Rc
srw ^x	31	S						A				B						536									Rc
stb	38	S						A				d															
stbu	39	S						A				d															
stbux	31	S						A				B						247									0
stbx	31	S						A				B						215									0
std ⁵	62	S						A				ds														0	0
stdcx ⁵	31	S						A				B						214									1
stdu ⁵	62	S						A				ds														1	
stdux ⁵	31	S						A				B						181									0
stdx ⁵	31	S						A				B						149									0



Name	0	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
tlbie ¹	31	0 0 0 0 0				0 0 0 0 0				B				306				0									
tlbsync ¹	31	0 0 0 0 0				0 0 0 0 0				0 0 0 0 0				566				0									
tw	31	TO				A				B				4				0									
twi	03	TO				A				SIMM																	
xorx	31	S				A				B				316				Rc									
xori	26	S				A				UIMM																	
xoris	27	S				A				UIMM																	

¹ Supervisor-level instruction.

² Supervisor- and user-level instruction.

³ Non-PowerPC instruction implemented by 601 for POWER architecture compatibility.

⁴ Load or store string or multiple word instruction.

⁵ 64-bit instruction.

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwimix	0 1 0 1 0 0	S								A					SH					MB					ME			Rc
rlwinmx	0 1 0 1 0 1	S								A					SH					MB					ME			Rc
rlmix ³	0 1 0 1 1 0	S								A					SH					MB					ME			Rc
rlwnmx	0 1 0 1 1 1	S								A					B					MB					ME			Rc
ori	0 1 1 0 0 0	S								A			UIMM															
oris	0 1 1 0 0 1	S								A			UIMM															
xori	0 1 1 0 1 0	S								A			UIMM															
xoris	0 1 1 0 1 1	S								A			UIMM															
andi.	0 1 1 1 0 0	S								A			UIMM															
andis.	0 1 1 1 0 1	S								A			UIMM															
rldicl ^{x5}	0 1 1 1 1 0	S								A					SH					MB				0 0 0	SH		Rc	
rldicr ^{x5}	0 1 1 1 1 0	S								A					SH					ME				0 0 1	SH		Rc	
rldicx ⁵	0 1 1 1 1 0	S								A					SH					MB				0 1 0	SH		Rc	
rldimix ⁵	0 1 1 1 1 0	S								A					SH					MB				0 1 1	SH		Rc	
rldclx ⁵	0 1 1 1 1 0	S								A					B					MB				1 0 0 0			Rc	
rldcr ^{x5}	0 1 1 1 1 0	S								A					B					ME				1 0 0 1			Rc	
cmp	0 1 1 1 1 1	crfD	0		L					A					B					0 0 0	0 0 0 0	0 0 0					0	
tw	0 1 1 1 1 1	TO								A					B					0 0 0	0 0 0 0	1 0 0					0	
subfcx	0 1 1 1 1 1	D								A					B			OE		0 0	0 0 0 1	0 0 0					Rc	
mulhdux ⁵	0 1 1 1 1 1	D								A					B			0		0 0	0 0 0 1	0 0 1					Rc	
addcx	0 1 1 1 1 1	D								A					B			OE		0 0	0 0 0 1	0 1 0					Rc	
mulhwux	0 1 1 1 1 1	D								A					B			0		0 0	0 0 0 1	0 1 1					Rc	
mfcx	0 1 1 1 1 1	D								0 0 0 0 0				0 0 0 0 0						0 0 0	0 0 1 0	0 1 1					0	
lwarx	0 1 1 1 1 1	D								A					B					0 0 0	0 0 1 0	1 0 0					0	
ldx ⁵	0 1 1 1 1 1	D								A					B					0 0 0	0 0 1 0	1 0 1					0	
lwzx	0 1 1 1 1 1	D								A					B					0 0 0	0 0 1 0	1 1 1					0	
slwx	0 1 1 1 1 1	S								A					B					0 0 0	0 0 1 1	0 0 0					Rc	
cntlzwx	0 1 1 1 1 1	S								A					0 0 0 0 0					0 0 0	0 0 1 1	0 1 0					Rc	
sldx ⁵	0 1 1 1 1 1	S								A					B					0 0 0	0 0 1 1	0 1 1					Rc	
andx	0 1 1 1 1 1	S								A					B					0 0 0	0 0 1 1	1 0 0					Rc	
maskgx ³	0 1 1 1 1 1	S								A					B					0 0 0	0 0 1 1	1 0 1					Rc	
cmpl	0 1 1 1 1 1	crfD	0		L					A					B					0 0 0	0 1 0 0	0 0 0					0	
subfx	0 1 1 1 1 1	D								A					B			OE		0 0	0 1 0 1	0 0 0					Rc	

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31													
ldux ⁵	0	1	1	1	1	1				D					A					B				0	0	0	0	1	1	0	1	0	1		0						
dcbst	0	1	1	1	1	1				0	0	0	0	0		A				B						0	0	0	0	1	1	0	1	1	0		0				
lwzux	0	1	1	1	1	1				D					A					B						0	0	0	0	1	1	0	1	1	1		0				
cntlzdx ⁵	0	1	1	1	1	1				S					A				0	0	0	0	0	0				0	0	0	1	1	1	0	1	0		Rc			
andcx	0	1	1	1	1	1				S					A					B						0	0	0	0	1	1	1	1	1	0	0		Rc			
td ⁵	0	1	1	1	1	1				TO					A					B							0	0	0	1	0	0	0	1	0	0		0			
mulhdx ⁵	0	1	1	1	1	1				D					A					B			0			0	0		0	0	1	0	0	1	0	0		Rc			
mulhwx	0	1	1	1	1	1				D					A					B			0			0	0		0	0	1	0	0	1	0	1		Rc			
mfmsr	0	1	1	1	1	1				D				0	0	0	0	0	0		0	0	0	0	0			0	0	0	1	0	1	0	0	1		0			
ldarx ⁵	0	1	1	1	1	1				D					A					B							0	0	0	1	0	1	0	1	0	0		0			
dcbf	0	1	1	1	1	1				0	0	0	0	0		A				B							0	0	0	1	0	1	0	1	1	0		0			
lbzx	0	1	1	1	1	1				D					A					B							0	0	0	1	0	1	0	1	1	1		0			
negx	0	1	1	1	1	1				D					A				0	0	0	0	0		OE			0	0		1	1	0	1	0	0		Rc			
mulx ³	0	1	1	1	1	1				D					A					B			OE				0	0		0	0	1	1	0	1	0	1		Rc		
lbzux	0	1	1	1	1	1				D					A					B								0	0	0	1	1	1	0	1	1	1		0		
norx	0	1	1	1	1	1				S					A					B								0	0	0	1	1	1	1	1	0	0		Rc		
subfex	0	1	1	1	1	1				D					A					B			OE					0	1		0	0	0	1	0	0	0		Rc		
addex	0	1	1	1	1	1				D					A					B			OE					0	1		0	0	0	1	0	1	0		Rc		
mtrcf	0	1	1	1	1	1				S			0						CRM				0					0	0	1		0	0	1	0	0	0	0		0	
mtmsr	0	1	1	1	1	1				S				0	0	0	0	0	0		0	0	0	0	0				0	0	1		0	0	1	0	1	0		0	
stdx ⁵	0	1	1	1	1	1				S					A					B								0	0	1		0	0	1	0	1	0	1		0	
stwcx.	0	1	1	1	1	1				S					A					B									0	0	1		0	0	1	0	1	0		1	
stwx	0	1	1	1	1	1				S					A					B									0	0	1		0	0	1	0	1	0		0	
slqx ³	0	1	1	1	1	1				S					A					B									0	0	1		0	0	1	1	0	0		Rc	
slex ³	0	1	1	1	1	1				S					A					B									0	0	1		0	0	1	1	0	0		Rc	
stdux ⁵	0	1	1	1	1	1				S					A					B									0	0	1		0	1	1	0	1	0	1		0
stwux	0	1	1	1	1	1				S					A					B										0	0	1		0	1	1	0	1	1		0
sliqx ³	0	1	1	1	1	1				S					A					SH										0	0	1		0	1	1	1	0	0		Rc
subfzex	0	1	1	1	1	1				D					A				0	0	0	0	0		OE				0	1		0	1	0	0	1	0	0		Rc	
addzex	0	1	1	1	1	1				D					A				0	0	0	0	0		OE				0	1		0	1	0	0	1	0	1	0		Rc
mtsr	0	1	1	1	1	1				S			0						SR		0	0	0	0	0					0	0	1		1	0	1	0	1	0		0
stdcx. ⁵	0	1	1	1	1	1				S					A					B									0	0	1		1	0	1	0	1	0	1		1
stbx	0	1	1	1	1	1				S					A					B										0	0	1		1	0	1	0	1	1		0

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
sllq^{x3}	0 1 1 1 1 1	S								A					B				0 0 1	1 0 1 1	0 0 0							Rc
sleq^{x3}	0 1 1 1 1 1	S								A					B				0 0 1	1 0 1 1	0 0 1							Rc
subfm^x	0 1 1 1 1 1	D								A			0 0 0 0 0		OE			0 1	1 1 0 1	0 0 0							Rc	
mulld⁵	0 1 1 1 1 1	D								A			B		OE			0 1	1 1 0 1	0 0 1							Rc	
addm^x	0 1 1 1 1 1	D								A			0 0 0 0 0		OE			0 1	1 1 0 1	0 1 0							Rc	
mullw^x	0 1 1 1 1 1	D								A			B		OE			0 1	1 1 0 1	0 1 1							Rc	
mtsrin	0 1 1 1 1 1	S						0 0 0 0 0				B						0 0 1	1 1 1 0	0 1 0							0	
dcbtst	0 1 1 1 1 1		0 0 0 0 0							A			B					0 0 1	1 1 1 0	1 1 0							0	
stbux	0 1 1 1 1 1	S								A			B					0 0 1	1 1 1 0	1 1 1							0	
slliq^{x3}	0 1 1 1 1 1	S								A			SH					0 0 1	1 1 1 1	0 0 0							Rc	
doz^{x3}	0 1 1 1 1 1	D								A			B		OE			1 0	0 0 0 1	0 0 0							Rc	
add^x	0 1 1 1 1 1	D								A			B		OE			1 0	0 0 0 1	0 1 0							Rc	
lscbx^{x3,4}	0 1 1 1 1 1	D								A			B					0 1 0	0 0 1 0	1 0 1							Rc	
dcbt	0 1 1 1 1 1		0 0 0 0 0							A			B					0 1 0	0 0 1 0	1 1 0							0	
lhzx	0 1 1 1 1 1	D								A			B					0 1 0	0 0 1 0	1 1 1							0	
eqv^x	0 1 1 1 1 1	S								A			B					0 1 0	0 0 1 1	1 0 0							Rc	
tlbie	0 1 1 1 1 1		0 0 0 0 0				0 0 0 0 0					B						0 1 0	0 1 1 0	0 1 0							0	
eciwx	0 1 1 1 1 1	D								A			B					0 1 0	0 1 1 0	1 1 0							0	
lhzux	0 1 1 1 1 1	D								A			B					0 1 0	0 1 1 0	1 1 1							0	
xor^x	0 1 1 1 1 1	S								A			B					0 1 0	0 1 1 1	1 0 0							Rc	
div^{x3}	0 1 1 1 1 1	D								A			B		OE			1 0	1 0 0 1	0 1 1							Rc	
mfspr	0 1 1 1 1 1	D										SPR						0 1 0	1 0 1 0	0 1 1							0	
lwax⁵	0 1 1 1 1 1	D								A			B					0 1 0	1 0 1 0	1 0 1							0	
lhax	0 1 1 1 1 1	D								A			B					0 1 0	1 0 1 0	1 1 1							0	
abs^{x3}	0 1 1 1 1 1	D								A			0 0 0 0 0		OE			1 0	1 1 0 1	0 0 0							Rc	
divs^{x3}	0 1 1 1 1 1	D								A			B		OE			1 0	1 1 0 1	0 1 1							Rc	
tlbia	0 1 1 1 1 1		0 0 0 0 0				0 0 0 0 0					0 0 0 0 0						0 1 0	1 1 1 0	0 1 0							0	
mftb	0 1 1 1 1 1	D										TBR						0 1 0	1 1 1 0	0 1 1							0	
lwaux⁵	0 1 1 1 1 1	D								A			B					0 1 0	1 1 1 0	1 0 1							0	
lhaux	0 1 1 1 1 1	D								A			B					0 1 0	1 1 1 0	1 1 1							0	
sth^x	0 1 1 1 1 1	S								A			B					0 1 1	0 0 1 0	1 1 1							0	
orc^x	0 1 1 1 1 1	S								A			B					0 1 1	0 0 1 1	1 0 0							Rc	
sradix⁵	0 1 1 1 1 1	S								A			SH					1 1 0	0 1 1 1	0 1				SH			Rc	

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31			
slbie ⁵	0 1 1 1 1 1	0 0 0 0 0						0 0 0 0 0					B					0 1 1	0 1 1 0	0 1 0									0		
ecowx	0 1 1 1 1 1	S						A					B					0 1 1	0 1 1 0	1 1 0									0		
sthux	0 1 1 1 1 1	S						A					B					0 1 1	0 1 1 0	1 1 1									0		
orx	0 1 1 1 1 1	S						A					B					0 1 1	0 1 1 1	1 0 0									Rc		
divdux ⁵	0 1 1 1 1 1	D						A					B				OE	1 1	1 0 0 1	0 0 1									Rc		
divwux	0 1 1 1 1 1	D						A					B				OE	1 1	1 0 0 1	0 1 1									Rc		
mtspr	0 1 1 1 1 1	D						SPR												0 1 1	1 0 1 0	0 1 1									0
dcbi	0 1 1 1 1 1	0 0 0 0 0						A					B					0 1 1	1 0 1 0	1 1 0									0		
nandx	0 1 1 1 1 1	S						A					B					0 1 1	1 0 1 1	1 0 0									Rc		
nabsx ³	0 1 1 1 1 1	D						A				0 0 0 0 0					OE	1 1	1 1 0 1	0 0 0									Rc		
divdx ⁵	0 1 1 1 1 1	D						A					B				OE	1 1	1 1 0 1	0 0 1									Rc		
divwx	0 1 1 1 1 1	D						A					B				OE	1 1	1 1 0 1	0 1 1									Rc		
slbia ⁵	0 1 1 1 1 1	0 0 0 0 0						0 0 0 0 0					0 0 0 0 0					0 1 1	1 1 1 0	0 1 0									0		
mcrxr	0 1 1 1 1 1	crfS	0 0					0 0 0 0 0					0 0 0 0 0					1 0 0	0 0 0 0	0 0 0									0		
clcs ³	0 1 1 1 1 1	D						A					0 0 0 0 0					1 0 0	0 0 1 0	0 1 1									Rc		
lswx ⁴	0 1 1 1 1 1	D						A					B					1 0 0	0 0 1 0	1 0 1									0		
lwbrx	0 1 1 1 1 1	D						A					B					1 0 0	0 0 1 0	1 1 0									0		
lfsx	0 1 1 1 1 1	D						A					B					1 0 0	0 0 1 0	1 1 1									0		
srwx	0 1 1 1 1 1	S						A					B					1 0 0	0 0 1 1	0 0 0									Rc		
rribx ³	0 1 1 1 1 1	S						A					B					1 0 0	0 0 1 1	0 0 1									Rc		
srdx ⁵	0 1 1 1 1 1	S						A					B					1 0 0	0 0 1 1	0 1 1									Rc		
maskirx ³	0 1 1 1 1 1	S						A					B					1 0 0	0 0 1 1	1 0 1									Rc		
tlbsync	0 1 1 1 1 1	0 0 0 0 0						0 0 0 0 0					0 0 0 0 0					1 0 0	0 1 1 0	1 1 0									0		
lfsux	0 1 1 1 1 1	D						A					B					1 0 0	0 1 1 0	1 1 1									0		
mfsr	0 1 1 1 1 1	D					0	SR					0 0 0 0 0					1 0 0	1 0 1 0	0 1 1									0		
lswi ⁴	0 1 1 1 1 1	D						A					NB					1 0 0	1 0 1 0	1 0 1									0		
sync	0 1 1 1 1 1	0 0 0 0 0						0 0 0 0 0					0 0 0 0 0					1 0 0	1 0 1 0	1 1 0									0		
lfdx	0 1 1 1 1 1	D						A					B					1 0 0	1 0 1 0	1 1 1									0		
lfdux	0 1 1 1 1 1	D						A					B					1 0 0	1 1 1 0	1 1 1									0		
mfsrin ¹	0 1 1 1 1 1	D						0 0 0 0 0					B					1 0 1	0 0 1 0	0 1 1									0		
stswx ⁴	0 1 1 1 1 1	S						A					B					1 0 1	0 0 1 0	1 0 1									0		
stwbrx	0 1 1 1 1 1	S						A					B					1 0 1	0 0 1 0	1 1 0									0		
stfsx	0 1 1 1 1 1	frS						A					B					1 0 1	0 0 1 0	1 1 1									0		

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
srqx³	0 1 1 1 1 1	S								A					B				1 0 1	0 0 1 1	0 0 0							Rc
srex³	0 1 1 1 1 1	S								A					B				1 0 1	0 0 1 1	0 0 1							Rc
stfsux	0 1 1 1 1 1	frS								A					B				1 0 1	0 1 1 0	1 1 1							0
sriqx³	0 1 1 1 1 1	S								A					SH				1 0 1	0 1 1 1	0 0 0							Rc
stswi⁴	0 1 1 1 1 1	S								A					NB				1 0 1	1 0 1 0	1 0 1							0
stfdx	0 1 1 1 1 1	frS								A					B				1 0 1	1 0 1 0	1 1 1							0
srlqx³	0 1 1 1 1 1	S								A					B				1 0 1	1 0 1 1	0 0 0							Rc
sreqx³	0 1 1 1 1 1	S								A					B				1 0 1	1 0 1 1	0 0 1							Rc
stfdux	0 1 1 1 1 1	frS								A					B				1 0 1	1 1 1 0	1 1 1							0
srliqx³	0 1 1 1 1 1	S								A					SH				1 0 1	1 1 1 1	0 0 0							Rc
lhbrx	0 1 1 1 1 1	D								A					B				1 1 0	0 0 1 0	1 1 0							0
srawx	0 1 1 1 1 1	S								A					B				1 1 0	0 0 1 1	0 0 0							Rc
sradx⁵	0 1 1 1 1 1	S								A					B				1 1 0	0 0 1 1	0 1 0							Rc
srawix	0 1 1 1 1 1	S								A					SH				1 1 0	0 1 1 1	0 0 0							Rc
eieio	0 1 1 1 1 1	0 0 0 0 0								0 0 0 0 0					0 0 0 0 0				1 1 0	1 0 1 0	1 1 0							0
sthbrx	0 1 1 1 1 1	S								A					B				1 1 1	0 0 1 0	1 1 0							0
sraqx³	0 1 1 1 1 1	S								A					B				1 1 1	0 0 1 1	0 0 0							Rc
sreax³	0 1 1 1 1 1	S								A					B				1 1 1	0 0 1 1	0 0 1							Rc
extshx	0 1 1 1 1 1	S								A					0 0 0 0 0				1 1 1	0 0 1 1	0 1 0							Rc
sraiqx³	0 1 1 1 1 1	S								A					SH				1 1 1	0 1 1 1	0 0 0							Rc
extsbx	0 1 1 1 1 1	S								A					0 0 0 0 0				1 1 1	0 1 1 1	0 1 0							Rc
icbi	0 1 1 1 1 1	0 0 0 0 0								A					B				1 1 1	1 0 1 0	1 1 0							0
stfiwx	0 1 1 1 1 1	frS								A					B				1 1 1	1 0 1 0	1 1 1							0
extsw⁵	0 1 1 1 1 1	S								A					0 0 0 0 0				1 1 1	1 0 1 1	0 1 0							Rc
dcbz	0 1 1 1 1 1	0 0 0 0 0								A					B				1 1 1	1 1 1 0	1 1 0							0
lwz	1 0 0 0 0 0	D								A					d													
lwzu	1 0 0 0 0 1	D								A					d													
lbz	1 0 0 0 1 0	D								A					d													
lbzu	1 0 0 0 1 1	D								A					d													
stw	1 0 0 1 0 0	S								A					d													
stwu	1 0 0 1 0 1	S								A					d													
stb	1 0 0 1 1 0	S								A					d													
stbu	1 0 0 1 1 1	S								A					d													

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
lh _z	1 0 1 0 0 0	D								A																			
lh _{zu}	1 0 1 0 0 1	D								A																			
lh _a	1 0 1 0 1 0	D								A																			
lh _{au}	1 0 1 0 1 1	D								A																			
sth	1 0 1 1 0 0	S								A																			
sth _u	1 0 1 1 0 1	S								A																			
lmw ⁴	1 0 1 1 1 0	D								A																			
stmw ⁴	1 0 1 1 1 1	S								A																			
lfs	1 1 0 0 0 0	D								A																			
lfs _u	1 1 0 0 0 1	D								A																			
lfd	1 1 0 0 1 0	D								A																			
lfd _u	1 1 0 0 1 1	D								A																			
stfs	1 1 0 1 0 0	frS								A																			
stfs _u	1 1 0 1 0 1	frS								A																			
stfd	1 1 0 1 1 0	frS								A																			
stfd _u	1 1 0 1 1 1	frS								A																			
ld ⁵	1 1 1 0 1 0	D								A																		0 0	
ld _u ⁵	1 1 1 0 1 0	D								A																		0 1	
lwa ⁵	1 1 1 0 1 0	D								A																		1 0	
fd _{iv} s _x	1 1 1 0 1 1	D								A			B				0 0 0 0 0				1 0 0 1 0							Rc	
fs _{ub} s _x	1 1 1 0 1 1	D								A			B				0 0 0 0 0				1 0 1 0 0							Rc	
fa _{dd} s _x	1 1 1 0 1 1	D								A			B				0 0 0 0 0				1 0 1 0 1							Rc	
fs _{qr} t _s _x	1 1 1 0 1 1	D								0 0 0 0 0			B				0 0 0 0 0				1 0 1 1 0							Rc	
fr _{es} _x	1 1 1 0 1 1	D								0 0 0 0 0			B				0 0 0 0 0				1 1 0 0 0							Rc	
fm _{ul} s _x	1 1 1 0 1 1	D								A			0 0 0 0 0				C				1 1 0 0 1							Rc	
fm _{sub} s _x	1 1 1 0 1 1	D								A			B				C				1 1 1 0 0							Rc	
fm _{ad} d _s _x	1 1 1 0 1 1	D								A			B				C				1 1 1 0 1							Rc	
fn _m sub _s _x	1 1 1 0 1 1	D								A			B				C				1 1 1 1 0							Rc	
fn _m ad _d s _x	1 1 1 0 1 1	D								A			B				C				1 1 1 1 1							Rc	
std ⁵	1 1 1 1 1 0	S								A																		0 0	
std _u ⁵	1 1 1 1 1 0	S								A																		0 1	
fc _{mp} _u	1 1 1 1 1 1	crfD			0 0					A			B				0 0 0	0 0 0 0	0 0 0									0	
fr _{sp} _x	1 1 1 1 1 1	D								0 0 0 0 0			B				0 0 0	0 0 0 1	1 0 0									Rc	

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

fctiw_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 0 0 0 0 0 1 1 1 0	Rc
fctiwz_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 0 0 0 0 0 1 1 1 1	Rc
fdiv_x	1 1 1 1 1 1	D		A	B		0 0 0 0 0 1 0 0 1 0	Rc
fsub_x	1 1 1 1 1 1	D		A	B		0 0 0 0 0 1 0 1 0 0	Rc
fadd_x	1 1 1 1 1 1	D		A	B		0 0 0 0 0 1 0 1 0 1	Rc
fsqrt_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 0 0 0 0 1 0 1 1 0	Rc
fsel_x	1 1 1 1 1 1	D		A	B		frC 1 0 1 1 1	Rc
fmul_x	1 1 1 1 1 1	D		A	0 0 0 0 0		C 1 1 0 0 1	Rc
frsqrt_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 0 0 0 0 1 1 0 1 0	Rc
fmsub_x	1 1 1 1 1 1	D		A	B		C 1 1 1 0 0	Rc
fmadd_x	1 1 1 1 1 1	D		A	B		C 1 1 1 0 1	Rc
fnmsub_x	1 1 1 1 1 1	D		A	B		C 1 1 1 1 0	Rc
fnmadd_x	1 1 1 1 1 1	D		A	B		C 1 1 1 1 1	Rc
fcmpo	1 1 1 1 1 1	crfD	0 0	A	B		0 0 0 0 1 0 0 0 0 0	0
mtfsb1_x	1 1 1 1 1 1	crbD		0 0 0 0 0	0 0 0 0 0		0 0 0 0 1 0 0 1 1 0	Rc
fneg_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 0 0 0 1 0 1 0 0 0	Rc
mcrfs	1 1 1 1 1 1	crfD	0 0	crfS	0 0	0 0 0 0 0	0 0 0 1 0 0 0 0 0 0	0
mtfsb0_x	1 1 1 1 1 1	crbD		0 0 0 0 0	0 0 0 0 0		0 0 0 1 0 0 0 1 1 0	Rc
fmr_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 0 0 1 0 0 1 0 0 0	Rc
mtfsfix	1 1 1 1 1 1	crbD	0 0	0 0 0 0 0	IMM	0	0 0 1 0 0 0 0 1 1 0	Rc
fnabs_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 0 1 0 0 0 1 0 0 0	Rc
fabs_x	1 1 1 1 1 1	D		0 0 0 0 0	B		0 1 0 0 0 0 1 0 0 0	Rc
mffs_x	1 1 1 1 1 1	D		0 0 0 0 0	0 0 0 0 0		1 0 0 1 0 0 0 1 1 1	Rc
mtfsfx	1 1 1 1 1 1	0	FM			0	B 1 0 1 1 0 0 0 1 1 1	Rc
fctid_x⁵	1 1 1 1 1 1	D		0 0 0 0 0	B		1 1 0 0 1 0 1 1 1 0	Rc
fctidz_x⁵	1 1 1 1 1 1	D		0 0 0 0 0	B		1 1 0 0 1 0 1 1 1 1	Rc
fcfid_x⁵	1 1 1 1 1 1	D		0 0 0 0 0	B		1 1 0 1 0 0 1 1 1 0	Rc

¹ Supervisor-level instruction.

² Supervisor- and user-level instruction.

³ Non-PowerPC instruction implemented by 601 for POWER architecture compatibility.

⁴ Load or store string or multiple word instruction.

⁵ 64-bit instruction.

A.3 Instructions Grouped by Functional Categories

Table A-3 through Table A-30 list the instructions grouped by functional categories.

Table A-3. Integer Arithmetic Instructions

Key:

Reserved bits
 Instruction not implemented in the 601

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
absx ³	IU	31				D							A			0	0	0	0	0	0	OE			360				Rc
addcx	IU	31				D							A			B				OE				10					Rc
addex	IU	31				D							A			B				OE				138					Rc
addi	IU	14				D							A			SIMM													
addic	IU	12				D							A			SIMM													
addic.	IU	13				D							A			SIMM													
addis	IU	15				D							A			SIMM													
addmex	IU	31				D							A			0	0	0	0	0	0	OE			234				Rc
addx	IU	31				D							A			B				OE				266					Rc
addzex	IU	31				D							A			0	0	0	0	0	0	OE			202				Rc
divx ³	IU	31				D							A			B				OE				331					Rc
divsx ³	IU	31				D							A			B				OE				363					Rc
divwx	IU	31				D							A			B				OE				491					Rc
divwux	IU	31				D							A			B				OE				459					Rc
dozx ³	IU	31				D							A			B				OE				264					Rc
dozi ³	IU	9				D							A			SIMM													
mulx ³	IU	31				D							A			B				OE				107					Rc
mulhw ^x	IU	31				D							A			B			0				75						Rc
mulhwux	IU	31				D							A			B			0				11						Rc
mulli	IU	7				D							A			SIMM													
mullwx	IU	31				D							A			B				OE				235					Rc
nabsx ³	IU	31				D							A			0	0	0	0	0	0	OE			488				Rc
negx	IU	31				D							A			0	0	0	0	0	0	OE			104				Rc
subfx	IU	31				D							A			B				OE				40					Rc
subfcx	IU	31				D							A			B				OE				8					Rc
subfex	IU	31				D							A			B				OE				136					Rc
subfmex	IU	31				D							A			0	0	0	0	0	0	OE			232				Rc

subfzex	IU	31	D	A	0 0 0 0 0	OE	200	Rc
---------	----	----	---	---	-----------	----	-----	----

Table A-4. Integer Compare Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
cmp	IU	31	crfD	0	L	A	B	0	0																				
cmpi	IU	11	crfD	0	L	A	SIMM																						
cmpl	IU	31	crfD	0	L	A	B	32	0																				
cmpli	IU	10	crfD	0	L	A	UIMM																						

Table A-5. Integer Logical Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
andx	IU	31	S	A	B	28																							Rc
andcx	IU	31	S	A	B	60																							Rc
andi	IU	28	S	A	UIMM																								
andis	IU	29	S	A	UIMM																								
cntlzwx	IU	31	S	A	0 0 0 0 0	26																							Rc
eqvx	IU	31	S	A	B	284																							Rc
extsbx	IU	31	S	A	0 0 0 0 0	954																							Rc
extshx	IU	31	S	A	0 0 0 0 0	922																							Rc
nandx	IU	31	S	A	B	476																							Rc
norx	IU	31	S	A	B	124																							Rc
orx	IU	31	S	A	B	444																							Rc
orcx	IU	31	S	A	B	412																							Rc
ori	IU	24	S	A	UIMM																								
oris	IU	25	S	A	UIMM																								
xorx	IU	31	S	A	B	316																							Rc
xori	IU	26	S	A	UIMM																								
xoris	IU	27	S	A	UIMM																								

Table A-6. Integer Rotate Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
maskgx ³	IU	31	S			A			B			29										Rc							
maskirx ³	IU	31	S			A			B			541										Rc							
rlmix ³	IU	22	S			A			SH			MB			ME			Rc											
rlwimix	IU	20	S			A			SH			MB			ME			Rc											
rlwinmx	IU	21	S			A			SH			MB			ME			Rc											
rlwnmx	IU	23	S			A			B			MB			ME			Rc											
rribx ³	IU	31	S			A			B			537										Rc							

Table A-7. Integer Shift Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
slex ³	IU	31				S					A				B															Rc
sleqx ³	IU	31				S					A				B															Rc
sliqx ³	IU	31				S					A				SH															Rc
slliqx ³	IU	31				S					A				SH															Rc
sllqx ³	IU	31				S					A				B															Rc
slqx ³	IU	31				S					A				B															Rc
slwx	IU	31				S					A				B															Rc
sraqx ³	IU	31				S					A				B															Rc
sraiqx ³	IU	31				S					A				SH															Rc
srawx	IU	31				S					A				B															Rc
srawix	IU	31				S					A				SH															Rc
srex ³	IU	31				S					A				B															Rc
sreax ³	IU	31				S					A				B															Rc
sreqx ³	IU	31				S					A				B															Rc
sriqx ³	IU	31				S					A				SH															Rc
srliqx ³	IU	31				S					A				SH															Rc
srlqx ³	IU	31				S					A				B															Rc
srqx ³	IU	31				S					A				B															Rc
srwx	IU	31				S					A				B															Rc

Table A-8. Floating-Point Arithmetic Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
faddx	FPU	63				D					A					B				00000				21					Rc
faddsx	FPU	59				D					A					B				00000				21					Rc
fdivx	FPU	63				D					A					B				00000				18					Rc
fdivsx	FPU	59				D					A					B				00000				18					Rc
fmulx	FPU	63				D					A			00000						C				25					Rc
fmulsx	FPU	59				D					A			00000						C				25					Rc
fsubx	FPU	63				D					A					B				00000				20					Rc
fsubsx	FPU	59				D					A					B				00000				20					Rc

Table A-9. Floating-Point Rounding and Conversion Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fctiw	FPU	63				D				00000						B								14					Rc
fctiwz	FPU	63				D				00000						B								15					Rc
frsp	FPU	63				D				00000						B								12					Rc

Table A-10. Floating-Point Compare Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fcmpo	FPU	63				crfD		00			A					B								32					0
fcmpu	FPU	63				crfD		00			A					B								0					0

Table A-11. Floating-Point Status and Control Register Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
mcrfs	FPU	63				crfD		00			crfS		00			00000								64					0
mffsx	FPU	63				D				00000						00000								583					Rc
mtfsb0x	FPU	63				crbD				00000						00000								70					Rc
mtfsb1x	FPU	63				crbD				00000						00000								38					Rc
mtfsfx	FPU	63		0							FM			0		B								711					Rc
mtfsfix	FPU	63				crbD		00			00000					IMM		0						134					Rc

Table A-12. Integer Load Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lbz	IU	34				D					A																		
lbzu	IU	35				D					A																		
lbzux	IU	31				D					A					B													0
lbzx	IU	31				D					A					B													0
lha	IU	42				D					A																		
lhau	IU	43				D					A																		
lhaux	IU	31				D					A					B													0
lhax	IU	31				D					A					B													0
lhz	IU	40				D					A																		
lhzu	IU	41				D					A																		
lhzux	IU	31				D					A					B													0
lhzx	IU	31				D					A					B													0
lwz	IU	32				D					A																		
lwzu	IU	33				D					A																		
lwzux	IU	31				D					A					B													0
lwzx	IU	31				D					A					B													0

Table A-13. Integer Store Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
stb	IU	38				S					A																		
stbu	IU	39				S					A																		
stbux	IU	31				S					A					B													0
stbx	IU	31				S					A					B													0
sth	IU	44				S					A																		
sthu	IU	45				S					A																		
sthux	IU	31				S					A					B													0
sthx	IU	31				S					A					B													0
stw	IU	36				S					A																		
stwu	IU	37				S					A																		
stwux	IU	31				S					A					B													0
stwx	IU	31				S					A					B													0

Table A-14. Integer Load and Store with Byte Reversal Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lhbrx	IU	31				D				A				B									790						0
lwbrx	IU	31				D				A				B									534						0
sthbrx	IU	31				S				A				B									918						0
stwbrx	IU	31				S				A				B									662						0

Table A-15. Integer Load and Store Multiple Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lmw ⁴	IU	46				D				A													d						
stmw ⁴	IU	47				S				A													d						

Table A-16. Integer Move String Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lscbx ^{3,4}	IU	31				D				A				B									277						Rc
lswi ⁴	IU	31				D				A				NB									597						0
lswx ⁴	IU	31				D				A				B									533						0
stswi ⁴	IU	31				S				A				NB									725						0
stswx ⁴	IU	31				S				A				B									661						0

Table A-17. Memory Synchronization Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eiio	IU	31				00000				00000				00000									854						0
isync	IU	19				00000				00000				00000									150						0
lwarx	IU	31				D				A				B									20						0
stwcx.	IU	31				S				A				B									150						1
sync	IU	31				00000				00000				00000									598						0

Table A-18. Floating-Point Load Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lfd	FPU	50				D				A																			
lfdu	FPU	51				D				A																			
lfdux	FPU	31				D				A					B														0
lfdx	FPU	31				D				A					B														0
lfs	FPU	48				D				A																			
lfsu	FPU	49				D				A																			
lfsux	FPU	31				D				A					B														0
lfsx	IU, FPU	31				D				A					B														0

Table A-19. Floating-Point Store Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
stfd	FPU	54				frS				A																			
stfdu	FPU	55				frS				A																			
stfdux	FPU	31				frS				A					B														0
stfdx	FPU	31				frS				A					B														0
stfs	IU, FPU	52				frS				A																			
stfsu	IU, FPU	53				frS				A																			
stfsux	IU, FPU	31				frS				A					B														0
stfsx	IU, FPU	31				frS				A					B														0

Table A-20. Floating-Point Move Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fabsx	FPU	63				D				0	0	0	0	0		B													Rc
fmr_x	FPU	63				D				0	0	0	0	0		B													Rc
fnabs_x	FPU	63				D				0	0	0	0	0		B													Rc
fneg_x	FPU	63				D				0	0	0	0	0		B													Rc

Table A-21. Branch Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31				
bx	BPU	18	LI																										AA	LK			
bcx	BPU	16	BO				BI				BD												AA				LK						
bcctrx	BPU	19	BO				BI				0 0 0 0 0				528														LK				
bclrx	BPU	19	BO				BI				0 0 0 0 0				16														LK				

Table A-22. Condition Register Logical Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
crand	IU	19	crbD				crbA				crbB				257														0
crandc	IU	19	crbD				crbA				crbB				129														0
creqv	IU	19	crbD				crbA				crbB				289														0
crnand	IU	19	crbD				crbA				crbB				225														0
crnor	IU	19	crbD				crbA				crbB				33														0
cror	IU	19	crbD				crbA				crbB				449														0
crorc	IU	19	crbD				crbA				crbB				417														0
crxor	IU	19	crbD				crbA				crbB				193														0
mcrf	IU	19	crfD				0 0				crfS				0 0 0 0 0				0										0

Table A-23. System Linkage Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rfi ¹	IU	19	0 0 0 0 0				0 0 0 0 0				0 0 0 0 0				50														0
sc	IU	17	0 0 0 0 0				0 0 0 0 0				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														1	0			

Table A-24. Trap Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
tw	IU	31	TO				A				B				4														0
twi	IU	03	TO				A				SIMM																		

Table A-25. Move to/from Special Purpose Register Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
mcrxr	IU	31	crfS		00		00000				00000				512								0						
mfcrr	IU	31	D				00000				00000				19								0						
mfmsr ¹	IU	31	D				00000				00000				83								0						
mfmspr ²	IU	31	D				SPR								339								0						
mtcrf	IU	31	S				0	CRM						0	144								0						
mtmsr ¹	IU	31	S				00000				00000				146								0						
mtspr ²	IU	31	D				SPR								467								0						

Table A-26. Cache Management Supervisor-Level Instruction

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
dcbi ¹	IU	31	00000				A				B				470								0						

Table A-27. User-Level Cache Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
clcs ³	IU	31	D				A				00000				531								Rc						
dcbf	IU	31	00000				A				B				86								0						
dcbst	IU	31	00000				A				B				54								0						
dcbt	IU	31	00000				A				B				278								0						
dcbtst	IU	31	00000				A				B				246								0						
dcbz	IU	31	00000				A				B				1014								0						

Table A-28. Segment Register Manipulation Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
mfsr ¹	IU	31	D				0		SR		00000				595								0						
mfsrin ¹	IU	31	D				00000				B				659								0						
mtsr ¹	IU	31	S				0		SR		00000				210								0						
mtsrin ¹	IU	31	S				00000				B				242								0						

Table A-29. Translation Lookaside Buffer Management Instruction

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
tlbie ¹	IU	31	00000				00000				B				306								0						



Table A-30. External Control Instructions

Name	EU	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eciwx	IU	31	D				A				B				310												0		
ecowx	IU	31	S				A				B				438												0		

¹ Supervisor-level instruction.
² Supervisor- and user-level instruction.
³ Non-PowerPC instruction implemented by the 601 for POWER architecture compatibility.
⁴ Load or store string or multiple word instruction.
⁵ 64-bit instruction.

A.4 Complete Instruction List Sorted by Form

Table A-31 through Table A-45 list the instructions grouped by form.

Key:



Reserved bits



Instruction not implemented in the 601

Table A-31. I-Form

OPCD	LI																								AA	LK
------	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----	----

Specific Instruction

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bx	18	LI																								AA	LK
----	----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----	----

Table A-32. B-Form

OPCD	BO	BI	BD																				AA	LK
------	----	----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----	----

Specific Instruction

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bcx	16	BO	BI	BD																				AA	LK
-----	----	----	----	----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----	----

Table A-33. SC-Form

OPCD	00000	00000	000000000000000000																				1	0
------	-------	-------	--------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---

Specific Instruction

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

sc	17	00000	00000	000000000000000000																				1	0
----	----	-------	-------	--------------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---

Table A-34. D-Form

OPCD	D		A		d									
OPCD	D		A		SIMM									
OPCD	S		A		d									
OPCD	S		A		UIMM									
OPCD	crfD	0	L	A	SIMM									
OPCD	crfD	0	L	A	UIMM									
OPCD	TO		A		SIMM									

OPCD	D	A	d
OPCD	frS	A	d

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31				
addi	14	D			A			SIMM																								
addic	12	D			A			SIMM																								
addic.	13	D			A			SIMM																								
addis	15	D			A			SIMM																								
andi.	28	S			A			UIMM																								
andis.	29	S			A			UIMM																								
cmpi	11	crfD		0	L	A			SIMM																							
cmpli	10	crfD		0	L	A			UIMM																							
dozi ³	9	D			A			SIMM																								
lbz	34	D			A			d																								
lbzu	35	D			A			d																								
lfd	50	D			A			d																								
lfd	51	D			A			d																								
lfs	48	D			A			d																								
lfsu	49	D			A			d																								
lha	42	D			A			d																								
lhau	43	D			A			d																								
lhz	40	D			A			d																								
lhzu	41	D			A			d																								
lmw ⁴	46	D			A			d																								
lwz	32	D			A			d																								
lwzu	33	D			A			d																								
mulli	7	D			A			SIMM																								
ori	24	S			A			UIMM																								
oris	25	S			A			UIMM																								
stb	38	S			A			d																								
stbu	39	S			A			d																								
stfd	54	frS		A			d																									
stfdu	55	frS		A			d																									
stfs	52	frS		A			d																									

stfsu	53	frS	A	d
sth	44	S	A	d
sthu	45	S	A	d
stmw ⁴	47	S	A	d
stw	36	S	A	d
stwu	37	S	A	d
subfic	08	D	A	SIMM
tdi ⁵	02	TO	A	SIMM
twi	03	TO	A	SIMM
xori	26	S	A	UIMM
xoris	27	S	A	UIMM

Table A-35. DS-Form

OPCD	D	A	ds	2
------	---	---	----	---

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
ld ⁵	58	D								A										ds								0
ldu ⁵	58	D								A										ds								1
lwa ⁵	58	D								A										ds								2
std ⁵	62	S								A										ds							0	0
stdu ⁵	62	S								A										ds							1	

Table A-36. X-Form

OPCD	D	A	B	XO	0
OPCD	D	A	B	XO	Rc
OPCD	D	0 0 0 0 0	B	XO	0
OPCD	D	0 0 0 0 0	B	XO	Rc
OPCD	D	0 0 0 0 0	0 0 0 0 0	XO	0
OPCD	D	0 0 0 0 0	0 0 0 0 0	XO	Rc
OPCD	D	0	SR	0 0 0 0 0	0
OPCD	S	A	B	XO	Rc
OPCD	S	A	B	XO	1
OPCD	S	A	B	XO	0
OPCD	S	A	0 0 0 0 0	XO	Rc

OPCD	S			0 0 0 0 0		B		XO		0	
OPCD	S			0 0 0 0 0		0 0 0 0 0		XO		0	
OPCD	S			0	SR		0 0 0 0 0		XO		0
OPCD	S			A			SH		XO		Rc
OPCD	crfD	0	L	A			B		XO		0
OPCD	crfD	0 0		A			B		XO		0
OPCD	crfD	0 0		crfS	0 0		0 0 0 0 0		XO		0
OPCD	crfS	0 0		0 0 0 0 0			0 0 0 0 0		XO		0
OPCD	crbD	0 0		0 0 0 0 0			IMM	0	XO		Rc
OPCD	TO			A			B		XO		0
OPCD	0 0 0 0 0			A			B		XO		0
OPCD	0 0 0 0 0			0 0 0 0 0			0 0 0 0 0		XO		0

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
andx	31	S				A				B				28				Rc										
andcx	31	S				A				B				60				Rc										
cmp	31	crfD		0	L	A				B				0				0										
cmpl	31	crfD		0	L	A				B				32				0										
cntlzd ⁵	31	S				A				0 0 0 0 0				58				Rc										
cntlzwx	31	S				A				0 0 0 0 0				26				Rc										
dcbf	31	0 0 0 0 0				A				B				86				0										
dcbi ¹	31	0 0 0 0 0				A				B				470				0										
dcbst	31	0 0 0 0 0				A				B				54				0										
dcbt	31	0 0 0 0 0				A				B				278				0										
dcbtst	31	0 0 0 0 0				A				B				246				0										
dcbz	31	0 0 0 0 0				A				B				1014				0										
eciwx	31	D				A				B				310				0										
ecowx	31	S				A				B				438				0										
eieio	31	0 0 0 0 0				0 0 0 0 0				0 0 0 0 0				854				0										
eqvx	31	S				A				B				284				Rc										
extsbx	31	S				A				0 0 0 0 0				954				Rc										
extshx	31	S				A				0 0 0 0 0				922				Rc										
extsw ⁵	31	S				A				0 0 0 0 0				986				Rc										
fabsx	63	D				0 0 0 0 0				B				264				Rc										

fctid ⁵	63	D		0 0 0 0 0	B	814	Rc
	63	D		0 0 0 0 0	B	815	Rc
	63	D		0 0 0 0 0	B	846	Rc
fctiw _x	63	D		0 0 0 0 0	B	14	Rc
fctiwz _x	63	D		0 0 0 0 0	B	15	Rc
fcmpo	63	crfD	0 0	A	B	32	0
fcmpu	63	crfD	0 0	A	B	0 0 0 0 0 0 0 0 0 0	0
fmr _x	63	D		0 0 0 0 0	B	72	Rc
fnabs _x	63	D		0 0 0 0 0	B	136	Rc
fneg _x	63	D		0 0 0 0 0	B	40	Rc
frsp _x	63	D		0 0 0 0 0	B	12	Rc
icbi	31	0 0 0 0 0		A	B	982	0
lbzux	31	D		A	B	119	0
lbzx	31	D		A	B	87	0
ldux ⁵	31	D		A	B	53	0
	31	D		A	B	21	0
	31	D		A	B	84	0
ldux	31	D		A	B	631	0
ldx	31	D		A	B	599	0
lfsux	31	D		A	B	567	0
lfsx	31	D		A	B	535	0
lhaux	31	D		A	B	375	0
lhax	31	D		A	B	343	0
lhbrx	31	D		A	B	790	0
lhzux	31	D		A	B	311	0
lhzx	31	D		A	B	279	0
lscbx _x ^{3, 4}	31	D		A	B	277	Rc
	31	D		A	B	597	0
	31	D		A	B	533	0
lwarx	31	D		A	B	20	0
lwbrx	31	D		A	B	534	0
lwzux	31	D		A	B	55	0
lwzx	31	D		A	B	23	0
lwaux ⁵	31	D		A	B	373	0
	31	D		A	B	341	0

maskgx ³	31	S		A		B		29		Rc
maskirx ³	31	S		A		B		541		Rc
mcrfs	63	crfD	0 0	crfS	0 0	0 0 0 0 0		64		0
mcrxr	31	crfS	0 0	0 0 0 0 0		0 0 0 0 0		512		0
mfcrr	31	D		0 0 0 0 0		0 0 0 0 0		19		0
mffsx	63	D		0 0 0 0 0		0 0 0 0 0		583		Rc
mfmsr ¹	31	D		0 0 0 0 0		0 0 0 0 0		83		0
mfsr ¹	31	D		0	SR		0 0 0 0 0		595	0
mfsrin ¹	31	D		0 0 0 0 0		B		659		0
mtfsb0x	63	crbD		0 0 0 0 0		0 0 0 0 0		70		Rc
mtfsb1x	63	crbD		0 0 0 0 0		0 0 0 0 0		38		Rc
mtfsfix	63	crbD	0 0	0 0 0 0 0		IMM	0	134		Rc
mtmsr ¹	31	S		0 0 0 0 0		0 0 0 0 0		146		0
mtsr ¹	31	S		0	SR		0 0 0 0 0		210	0
mtsrin ¹	31	S		0 0 0 0 0		B		242		0
nandx	31	S		A		B		476		Rc
norx	31	S		A		B		124		Rc
orx	31	S		A		B		444		Rc
orcx	31	S		A		B		412		Rc
rribx ³	31	S		A		B		537		Rc
slbia ^{1, 5}	31	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0		498		0
slbie ^{1, 5}	31	0 0 0 0 0		0 0 0 0 0		B		434		0
sld ⁵	31	S		A		B		27		Rc
slex ³	31	S		A		B		153		Rc
sleqx ³	31	S		A		B		217		Rc
sliqx ³	31	S		A		SH		184		Rc
slliqx ³	31	S		A		SH		248		Rc
sllqx ³	31	S		A		B		216		Rc
slqx ³	31	S		A		B		152		Rc
slwx	31	S		A		B		24		Rc
srad ⁵	31	S		A		B		794		Rc
sraqx ³	31	S		A		B		920		Rc
sraiqx ³	31	S		A		SH		952		Rc
srawx	31	S		A		B		792		Rc
srawix	31	S		A		SH		824		Rc

srd ⁵	31	S	A	B	539	Rc
srex ³	31	S	A	B	665	Rc
sreax ³	31	S	A	B	921	Rc
sreqx ³	31	S	A	B	729	Rc
sriqx ³	31	S	A	SH	696	Rc
srliqx ³	31	S	A	SH	760	Rc
srliq ³	31	S	A	B	728	Rc
srqx ³	31	S	A	B	664	Rc
srwx	31	S	A	B	536	Rc
stbux	31	S	A	B	247	0
stbx	31	S	A	B	215	0
stdcx. ⁵	31	S	A	B	214	1
stdux ⁵	31	S	A	B	181	0
stdx ⁵	31	S	A	B	149	0
stfdux	31	frS	A	B	759	0
stfdx	31	frS	A	B	727	0
stfsux	31	frS	A	B	695	0
stfiwx	31	frS	A	B	983	0
stfsx	31	frS	A	B	663	0
sthbrx	31	S	A	B	918	0
sthux	31	S	A	B	439	0
sthx	31	S	A	B	407	0
stswi ⁴	31	S	A	NB	725	0
stswx ⁴	31	S	A	B	661	0
stwbrx	31	S	A	B	662	0
stwcx.	31	S	A	B	150	1
stwx	31	S	A	B	151	0
stwux	31	S	A	B	183	0
sync	31	00000	00000	00000	598	0
td ⁵	31	TO	A	B	68	0
tlbia ¹	31	00000	00000	00000	370	0
tlbie ¹	31	00000	00000	B	306	0
tlbsync ¹	31	00000	00000	00000	566	0
tw	31	TO	A	B	4	0
xorx	31	S	A	B	316	Rc

Table A-37. XL-Form

OPCD	BO		BI		0 0 0 0 0	XO	LK
OPCD	crbD		crbA		crbB	XO	0
OPCD	crfD	0 0	crfS	0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0
OPCD	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0	XO	0

Specific Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

bcctrx	19	BO		BI		0 0 0 0 0	528	LK
bclrx	19	BO		BI		0 0 0 0 0	16	LK
crand	19	crbD		crbA		crbB	257	0
creqv	19	crbD		crbA		crbB	289	0
crnand	19	crbD		crbA		crbB	225	0
crnor	19	crbD		crbA		crbB	33	0
cror	19	crbD		crbA		crbB	449	0
crorc	19	crbD		crbA		crbB	417	0
crxor	19	crbD		crbA		crbB	193	0
isync	19	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0	150	0
mcrf	19	crfD	0 0	crfS	0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0
rfi ¹	19	0 0 0 0 0		0 0 0 0 0		0 0 0 0 0	50	0

Table A-38. XFS-Form

OPCD	D	SPR			XO	0
OPCD	S	0	CRM	0	XO	0
OPCD	D	TBR			XO	0

Specific Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

mf spr ²	31	D	SPR			339	0
mt spr ²	31	D	SPR			467	0
mt crf	31	S	0	CRM	0	144	0
mftb	31	D	TBR			371	0

Table A-39. XFL-Form

OPCD	0	FM	0	frB	XO	Rc
------	---	----	---	-----	----	----

Specific Instruction

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

mtfsx	31	0	FM	0	frB	711	Rc
-------	----	---	----	---	-----	-----	----

Table A-40. XS-Form

OPCD	S	A	SH	XO	SH	Rc
------	---	---	----	----	----	----

Specific Instruction

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

sradi ⁵	31	S	A	SH	413	SH	Rc
--------------------	----	---	---	----	-----	----	----

Table A-41. XO-Form

OPCD	D	A	B	OE	XO	Rc
OPCD	D	A	B	0	XO	Rc
OPCD	D	A	0 0 0 0 0	OE	XO	Rc

Specific Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

absx ³	31	D	A	0 0 0 0 0	OE	360	Rc
addx	31	D	A	B	OE	266	Rc
addcx	31	D	A	B	OE	10	Rc
addex	31	D	A	B	OE	138	Rc
addmex	31	D	A	0 0 0 0 0	OE	234	Rc
addzex	31	D	A	0 0 0 0 0	OE	202	Rc
divx ³	31	D	A	B	OE	331	Rc
divd ⁵	31	D	A	B	OE	489	Rc
divdu ⁵	31	D	A	B	OE	457	Rc
divsx ³	31	D	A	B	OE	363	Rc
divwx	31	D	A	B	OE	491	Rc
divwux	31	D	A	B	OE	459	Rc
dozx ³	31	D	A	B	OE	264	Rc
mulx ³	31	D	A	B	OE	107	Rc
mulhd ⁵	31	D	A	B	0	73	Rc

mulhdu ⁵	31	D	A	B	0	9	Rc
mulhw _x	31	D	A	B	0	75	Rc
mulhwu _x	31	D	A	B	0	11	Rc
mulld ⁵	31	D	A	B	OE	233	Rc
mullw _x	31	D	A	B	OE	235	Rc
nabs _x ³	31	D	A	0 0 0 0 0	OE	488	Rc
neg _x	31	D	A	0 0 0 0 0	OE	104	Rc
subf _x	31	D	A	B	OE	40	Rc
subfc _x	31	D	A	B	OE	8	Rc
subfe _x	31	D	A	B	OE	136	Rc
subfm _x	31	D	A	0 0 0 0 0	OE	232	Rc
subfz _x	31	D	A	0 0 0 0 0	OE	200	Rc

Table A-42. A-Form

OPCD	D	A	B	0 0 0 0 0	XO	Rc
OPCD	D	A	B	C	XO	Rc
OPCD	D	A	0 0 0 0 0	C	XO	Rc
OPCD	frD	0 0 0 0 0	frB	0 0 0 0 0	XO	Rc

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fadd _x	63	D							A						B			0 0 0 0 0				21						Rc
fadds _x	59	D							A						B			0 0 0 0 0				21						Rc
fdiv _x	63	D							A						B			0 0 0 0 0				18						Rc
fdivs _x	59	D							A						B			0 0 0 0 0				18						Rc
fmadd _x	63	D							A						B				C			29						Rc
fmadds _x	59	D							A						B				C			29						Rc
fmsub _x	63	D							A						B				C			28						Rc
fmsubs _x	59	D							A						B				C			28						Rc
fmul _x	63	D							A					0 0 0 0 0					C			25						Rc
fmuls _x	59	D							A					0 0 0 0 0					C			25						Rc
fnmadd _x	63	D							A						B				C			31						Rc
fnmadds _x	59	D							A						B				C			31						Rc
fnmsub _x	63	D							A						B				C			30						Rc
fnmsubs _x	59	D							A						B				C			30						Rc
fres _x	59	frD							0 0 0 0 0					frB				0 0 0 0 0				24						Rc

frsqrt_e	63	frD	0 0 0 0 0	frB	0 0 0 0 0	26	Rc
fsel_x	63	frD	frA	frB	frC	23	Rc
fsqrt_x	63	frD	0 0 0 0 0	frB	0 0 0 0 0	22	Rc
fsqrts	59	frD	0 0 0 0 0	frB	0 0 0 0 0	22	Rc
fsub_x	63	D	A	B	0 0 0 0 0	20	Rc
fsub_{sx}	59	D	A	B	0 0 0 0 0	20	Rc

Table A-43. M-Form

OPCD	S	A	SH	MB	ME	Rc
OPCD	S	A	B	MB	ME	Rc

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlmix³	22	S							A					SH					MB					ME				Rc
rlwimix	20	S							A					SH					MB					ME				Rc
rlwinmx	21	S							A					SH					MB					ME				Rc
rlwnmx	23	S							A					B					MB					ME				Rc

Table A-44. MD-Form

OPCD	S	A	SH	MB	XO	SH	Rc
OPCD	S	A	SH	ME	XO	SH	Rc

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rldic ⁵	30	S			A			SH			MB			2			SH	Rc										
rldicl ⁵	30	S			A			SH			MB			0			SH	Rc										
rldicr ⁵	30	S			A			SH			ME			1			SH	Rc										
rldimi ⁵	30	S			A			SH			MB			3			SH	Rc										

Table A-45. MDS-Form

OPCD	S	A	B	MB	XO	SH	Rc
OPCD	S	A	SH	ME	XO	SH	Rc

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rldcl ⁵	30		S		A		B		MB		8		Rc															
rldcr ⁵	30		S		A		B		ME		9		Rc															

¹ Supervisor-level instruction.
² Supervisor- and user-level instruction.
³ Non-PowerPC instruction implemented by the 601 for POWER architecture compatibility.
⁴ Load or store string or multiple word instruction.
⁵ 64-bit instruction.



Appendix B

POWER Architecture Cross Reference

This appendix identifies the incompatibilities that must be managed in migration from the POWER architecture to PowerPC architecture. Some of the incompatibilities can, at least in principle, be detected by the processor, which traps and lets software simulate the POWER operation. Others cannot be detected by the processor.

In general, the incompatibilities identified here are those that affect a POWER application program. Incompatibilities for instructions that can be used only by POWER system programs are not discussed. Note that this appendix describes incompatibilities with respect to the PowerPC architecture in general. The PowerPC 601 microprocessor is more closely compatible with the POWER architecture. POWER instructions implemented in the 601 are listed in Table B-4.

B.1 New Instructions, Formerly Supervisor-Level Instructions

Instructions new to the PowerPC architecture typically use opcode values (including extended opcode) that are illegal in the POWER architecture. A few instructions that are supervisor-level in the POWER architecture (for example, **dclz**, called **dcbz** in the PowerPC architecture) have been made non-supervisor-level in the PowerPC architecture. Any POWER program that executes one of these now-valid or now-non-supervisor-level instructions, expecting to cause the system illegal instruction error handler (program exception) or the system supervisor-level instruction error handler to be invoked, will not execute correctly on PowerPC processors.

B.2 Newly Supervisor-Level Instructions

The following instructions are user-level in the POWER architecture but are supervisor-level in PowerPC processors.

- **mfmsr**
- **mfsr**

B.3 Reserved Bits in Instructions

These are shown with '/'s in the instruction opcode definitions. In the POWER architecture such bits are ignored by the processor. In PowerPC architecture they must be 0 or the instruction form is invalid. In several cases the PowerPC architecture assumes that such bits in POWER instructions are indeed 0. The cases include the following:

- **cmpi**, **cmp**, **cmpli**, and **cmpl** assume that bit 10 in the POWER instructions is 0.
- **mtspr** and **mfspr** assume that bits 16–20 in the POWER instructions are 0.

B.4 Reserved Bits in Registers

The POWER architecture defines these bits to be 0 when read, and either 0 or 1 when written to. In the PowerPC architecture it is implementation-dependent, for each register, whether these bits are 0 when read and ignored when written to or are copied from source to target when read or written to.

B.5 Alignment Check

The AL bit in the POWER machine-state register, MSR[24], is not supported in the PowerPC architecture. The bit is reserved in the PowerPC architecture. The low-order bits of the EA are always used. Notice that the value 0—the normal value for a reserved SPR bit—means “ignore the low-order EA bits” in the POWER architecture, and the value 1 means “use the low-order EA bits.” However, MSR[24] is not assigned new meaning in the PowerPC architecture.

B.6 Condition Register

The following instructions specify a field in the CR explicitly (via the BF field) and also have the record bit option. In the PowerPC architecture, if Rc = 1 for these instructions the instruction form is invalid. In the POWER architecture, if Rc = 1 the instructions execute normally except as shown in Table B-1.

Table B-1. Condition Register Settings

Instruction	Setting
cmp	CR0 is undefined if Rc = 1 and BF ≠ 0
cmpl	CR0 is undefined if Rc = 1 and BF ≠ 0
mcrxr	CR0 is undefined if Rc = 1 and BF ≠ 0
fcmpu	CR1 is undefined if Rc = 1
fcmpo	CR1 is undefined if Rc = 1
mcrfs	CR1 is undefined if Rc = 1 and BF ≠ 1

B.7 Inappropriate Use of LK and Rc bits

For the instructions listed below, if LK = 1 or Rc = 1, POWER processors execute the instruction normally with the exception of setting the link register (if LK = 1) or the condition register field 0 or 1 (if Rc = 1) to an undefined value. In the PowerPC architecture, such instruction forms are invalid.

PowerPC instruction form is invalid if LK = 1:

- **sc** (**svc** in the POWER architecture)
- Condition register logical instructions
- **mcrf**
- **isync** (**ics** in the POWER architecture)

PowerPC instruction form is invalid if Rc=1:

- Integer X-form load and store instructions
- Integer X-form compare instructions
- X-form trap instruction
- **mtspr**, **mfspir**, **mtcrf**, **mcrxr**, **mfcrr**, **mtmsr**, **mfmsr**, **mtsr**, **mtsrin**, **tlbi**, **eciw**, **ecow**, **clcs**, **mfscr**, **mfscrin**, **sync**, **eieio**, **icli**
- Floating-point X-form load and store instructions and floating-point compare instructions
- **mcrfs**
- **dcbz** (**dclz** in the POWER architecture)

B.8 BO Field

The POWER architecture shows certain bits in the BO field—used by branch conditional instructions—as x without indicating how these bits are to be interpreted. These bits are ignored by POWER processors. The PowerPC architecture treats these bits differently, as shown in Table B-2.

Table B-2. Differences in the BO Field

BO Field	Description
BO[0–3]	The PowerPC architecture shows the bits as z. If it is not cleared, the instruction form is invalid.
BO[4]	This bit, which is shown as x in the POWER architecture independent of the other four bits—is shown in the PowerPC architecture as y. It gives a hint about whether the branch is likely to be taken. If a POWER program has the wrong value for this bit, the program runs correctly but performance may suffer.

B.9 Branch Conditional to Count Register

For the case in which the count register is decremented and tested (that is, the case in which $BO[2] = 0$), the POWER architecture specifies only that the branch target address is undefined, implying that the count register, and the link register (if $LK = 1$), are updated in the normal way. The PowerPC architecture considers this instruction form invalid.

B.10 System Call/Supervisor Call

The System Call (**sc**) instruction in the PowerPC architecture is called Supervisor Call (**svc**) in the POWER architecture. Differences in implementations are as follows:

- The POWER architecture provides a version of the Supervisor Call instruction (bit 30 = 0) that allows instruction fetching to continue at any one of 128 locations. It is used for “fast SVCs.” The PowerPC architecture provides no such version
- The POWER architecture provides a version of the Supervisor Call instruction (bits 30–31 = b'11') that resumes instruction fetching at one location and sets the link register to the address of the next instruction. The PowerPC architecture provides no such version; if bit 31 of the instruction is 1, the instruction form is invalid.
- For the POWER architecture, information from the MSR is saved in the count register. For the PowerPC architecture, this information is saved in SRR1.
- The POWER architecture permits bits 16–29 of the Supervisor Call (**sc**) instruction to be nonzero, while in the PowerPC architecture, such an instruction form is invalid.

Because bits 16–29 of the **sc** instruction are regarded as reserved for the POWER architecture, they are ignored by the 601.

- The POWER architecture saves the low-order 16 bits of the Supervisor Call instruction in the count register; the PowerPC architecture does not save them.
- The settings of the MSR bits by the system call exception differ between the POWER architecture and the PowerPC architecture.

B.11 Integer Exception Register (XER)

Bits 18–23 of the XER are reserved in the PowerPC architecture, whereas in the POWER architecture they are defined to contain the comparison byte for the **lscbx** instruction, which is not included in the PowerPC architecture.

B.12 Update Forms of Memory Access

The PowerPC architecture requires that **rA** not be equal to either **rD** (integer load only) or 0. If the restriction is violated, the instruction form is invalid. See Appendix D, “Classes of Instructions,” for information about invalid instructions. The POWER architecture permits these cases and simply avoids saving the EA.

B.13 Multiple Register Loads

The PowerPC architecture requires that **rA** and **rB** if present in the instruction format, not be in the range of registers to be loaded, while the POWER architecture permits this and does not alter **rA** or **rB** in this case. (The PowerPC architecture restriction applies even if **rA** = 0, although there is no obvious benefit to the restriction in this case since **rA** is not used to compute the effective address if **rA** = 0.) If the PowerPC architecture restriction is violated, the instruction form is invalid. The instructions affected are listed as follows:

- **lmw** (**lm** in the POWER architecture)
- **lswi** (**lsi** in the POWER architecture)
- **lswx** (**lsx** in the POWER architecture)

Thus, for example, an **lmw** instruction that loads all 32 registers is valid in the POWER architecture but is an invalid form in the PowerPC architecture.

B.14 Alignment for Load/Store Multiple

The PowerPC architecture requires the EA to be word-aligned and yields an alignment exception or boundedly undefined results if it is not. The POWER architecture specifies that an alignment exception occurs (if **AL** = 1).

B.15 Load String Instructions

In the PowerPC architecture, an **lswx** instruction with zero length leaves the content of **rD** undefined, while in the POWER architecture the corresponding instruction (**lsx**) does not alter **rD**.

B.16 Synchronization

The **sync** instruction (called **dcs** in the POWER architecture) causes a much more pervasive synchronization in the PowerPC architecture than in the POWER architecture. For more information, refer to Chapter 10, “Instruction Set.”

B.17 Move to/from SPR

Differences in how the Move to/from Special Purpose Register (**mtspr** and **mfspir**) instructions are as follows:

- The SPR field is 10 bits long in the PowerPC architecture, but only 5 in POWER architecture.
- The **mfspir** instruction can be used to read the decremter (DEC) register in user-level mode in the POWER architecture, but only in supervisor state in the PowerPC architecture.
- If the SPR value specified in the instruction is not one of the defined values, the PowerPC architecture considers the instruction form invalid. (In user mode, the allowed SPR values exclude those accessible only in supervisor mode.) The POWER architecture does not alter any architected registers in this case and generates a program exception if the instruction is executed in user mode and SPR[0]=1.

For PowerPC processors except the 601 processor, a program exception is generated for an attempt to execute an **mtspir** or **mfspir** instruction with SPR[0–4]=0 (which denotes the MQ register). Similarly, a program exception is generated for attempts to execute an **mfspir** instruction with SPR[0–4] = 6 (which denotes reading the decremter register in the POWER architecture).

B.18 Effects of Exceptions on FPSCR Bits FR and FI

For the following cases, the POWER architecture does not specify how the FR and FI bits are set, while the PowerPC architecture preserves them for illegal operation exceptions caused by compare instructions and clears them otherwise:

- Invalid operation exception (enabled or disabled)
- Zero divide exception (enabled or disabled)
- Disabled overflow exception

B.19 Floating-Point Store Instructions

The POWER architecture uses FPSCR[UE] to help determine whether denormalization should be done, while the PowerPC architecture does not. Using FPSCR[UE] is in fact incorrect: in the PowerPC architecture if FPSCR[UE] = 1 and a denormalized single-precision number is copied from one memory location to another by means of an **lfs** instruction followed by an **stfs** instruction, the two “copies” may not be the same.

B.20 Move from FPSCR

The POWER architecture defines the high-order 32 bits of the result of **mffs** to be x'FFFF FFFF'. In the PowerPC architecture they are undefined.

B.21 Clearing Bytes in the Data Cache

The **dclz** instruction of the POWER architecture and the **dcbz** instruction of the PowerPC architecture have the same opcode. However, the functions differ in the following respects:

- The **dclz** instruction clears a line; **dcbz** clears a block (a sector in the 601).
- The **dclz** instruction saves the EA in **rA** (if **rA** $\neq$ 0); **dcbz** does not.
- The **dclz** instruction is supervisor-level; **dcbz** is not.

B.22 Segment Register Instructions

The definitions of the four segment register instructions (**mtsr**, **mtsrin**, **mfsr**, and **mfsrin**) differ in two respects between the POWER architecture and the PowerPC architecture. Instructions similar to **mtsrin** and **mfsrin** are called **mtsri** and **mfsri** in the POWER architecture.

Privilege—**mfsr** and **mfsri** are user-level instructions in the POWER architecture, while **mfsr** and **mfsrin** are supervisor-level in the PowerPC architecture.

Function—the indirect instructions (**mtsri** and **mfsri**) in the POWER architecture use an **rA** register in computing the segment register number, and the computed EA is stored into **rA** (if **rA** $\neq$ 0 and **rA** $\neq$ **rD**); in the PowerPC architecture **mtsrin** and **mfsrin** have no **rA** field and EA is not stored.

The **mtsr**, **mtsrin** (**mtsri**), and **mfsr** instructions have the same opcodes in the PowerPC architecture as in the POWER architecture. The **mfsri** instruction in the POWER architecture and the **mfsrin** instruction in PowerPC architecture have different opcodes.

B.23 TLB Entry Invalidation

The **tlbi** instruction of the POWER architecture and the **tlbie** instruction of the PowerPC architecture have the same opcode. However, the functions differ in the following respects.

- The **tlbi** instruction computes the EA as $(\mathbf{rA} \ll 0) + (\mathbf{rB})$, while **tlbie** lacks an **rA** field and computes the EA as **(rB)**.
- The **tlbi** instruction saves the EA in **rA** (if **rA** $\neq$ 0); **tlbie** lacks an **rA** field and does not save the EA.

B.24 Timing Facilities

This section describes differences between the POWER architecture and the PowerPC architecture timer facilities.

B.24.1 Real-Time Clock

The 601 implements a POWER-based RTC. Note that the POWER RTC is not supported in the PowerPC architecture. Instead, the PowerPC architecture provides a time base (TB).

Both the RTC and the time base are 64-bit special purpose registers, but they differ in the following respects.

- The RTC counts seconds and nanoseconds, while the TB counts “ticks.” The frequency of the RTC is implementation-dependent.
- The RTC increments discontinuously—1 is added to RTCU when the value in RTCL passes 999_999_999. The TB increments continuously—1 is added to TBU when the value in TBL passes x'FFFF FFFF'.
- The RTC is written and read by the **mtspr** and **mfspr** instructions, using SPR numbers that denote the RTCU and RTCD. The TB is written to and read by the instructions **mtb** and **mftb**.
- The SPR numbers that denote RTCL and RTCU are invalid in the PowerPC architecture except the 601.
- The RTC is guaranteed to increment at least once in the time required to execute 10 Add Immediate (**addi**) instructions. No analogous guarantee is made for the TB.
- Not all bits of RTCL need be implemented, while all bits of the TB must be implemented.

B.24.2 Decrementer

The PowerPC architecture DEC register decrements at the same rate that the TB increments, while the POWER decrementers decrement every nanosecond (which is the same rate that the RTC increments).

Not all bits of the POWER DEC need be implemented, while all bits of the PowerPC architecture DEC must be implemented.

B.25 Deleted Instructions

Table B-3 lists the instructions that are part of the POWER architecture but have been dropped from the PowerPC architecture. The POWER instructions that are implemented in the 601 processor are identified in the table

Table B-3. POWER Instructions Deleted from PowerPC Architecture

Mnemonic	Instruction	Primary Opcode	Secondary Opcode	In PowerPC 601 Microprocessor
abs	Absolute	31	360	Yes
clcs	Cache Line Compute Size	31	531	Yes
clf	Cache Line Flush	31	118	No
cli	Cache Line Invalidate	31	502	No
dclst	Data Cache Line Store	31	630	No
div	Divide	31	331	Yes
divs	Divide Short	31	363	Yes

Table B-3. POWER Instructions Deleted from PowerPC Architecture (Continued)

Mnemonic	Instruction	Primary Opcode	Secondary Opcode	In PowerPC 601 Microprocessor
doz	Difference or Zero	31	264	Yes
dozi	Difference or Zero Immediate	09	—	Yes
lscbx	Load String and Compare Byte Indexed	31	277	Yes
maskg	Mask Generate	31	29	Yes
maskir	Mask Insert from Register	31	541	Yes
mfsrin	Move from Segment Register Indirect	31	627	Yes
mul	Multiply	31	107	Yes
nabs	Negative Absolute	31	488	Yes
rac	Real Address Compute	31	818	No
rlmi	Rotate Left then Mask Insert	22	—	Yes
rrib	Rotate Right and Insert Bit	31	537	Yes
sle	Shift Left Extended	31	153	Yes
sleq	Shift Left Extended with MQ	31	217	Yes
slq	Shift Left Immediate with MQ	31	184	Yes
sllq	Shift Left Long Immediate with MQ	31	248	Yes
sllq	Shift Left Long with MQ	31	216	Yes
slq	Shift Left with MQ	31	152	Yes
sraiq	Shift Right Algebraic Immediate with MQ	31	952	Yes
sraq	Shift Right Algebraic with MQ	31	920	Yes
sre	Shift Right Extended	31	665	Yes
srea	Shift Right Extended Algebraic	31	921	Yes
sreq	Shift Right Extended with MQ	31	729	Yes
sriq	Shift Right Immediate with MQ	31	696	Yes
srlq	Shift Right Long Immediate with MQ	31	760	Yes
srlq	Shift Right Long with MQ	31	728	Yes
srq	Shift Right with MQ	31	664	Yes
svc.x	Supervisor Call, with SA = 0	17	0	No

Note: Many of these instructions use the MQ register. The MQ is not defined in the PowerPC architecture, but is implemented in the 601 processor.

B.26 POWER Instructions Supported by the PowerPC Architecture

Table B-4 lists the POWER instructions implemented in the PowerPC architecture.

Table B-4. POWER Instructions Implemented in PowerPC Architecture

POWER		PowerPC	
Mnemonic	Instruction	Mnemonic	Instruction
ax	Add	addcx	Add Carrying
aex	Add Extended	addex	Add Extended
ai	Add Immediate	addic	Add Immediate Carrying
ai.	Add Immediate and Record	addic.	Add Immediate Carrying and Record
amex	Add to Minus One Extended	addmex	Add to Minus One Extended
andil.	AND Immediate Lower	andi.	AND Immediate
andiu.	AND Immediate Upper	andis.	AND Immediate Shifted
azex	Add to Zero Extended	addzex	Add to Zero Extended
bccx	Branch Conditional to Count Register	bcctrx	Branch Conditional to Count Register
bcrx	Branch Conditional to Link Register	bclrx	Branch Conditional to Link Register
cal	Compute Address Lower	addi	Add Immediate
cau	Compute Address Upper	addis	Add Immediate Shifted
caxx	Compute Address	addx	Add
cntlzx	Count Leading Zeros	cntlzwx	Count Leading Zeros Word
dclz	Data Cache Line Set to Zero	dcbz	Data Cache Block Set to Zero
dcs	Data Cache Synchronize	sync	Synchronize
extsx	Extend Sign	extshx	Extend Sign Half Word
fax	Floating Add	faddx	Floating-Point Add
fdx	Floating Divide	fdivx	Floating-Point Divide
fm_x	Floating Multiply	fmul_x	Floating-Point Multiply
fmax_x	Floating Multiply-Add	fmadd_x	Floating-Point Multiply-Add
fms_x	Floating Multiply-Subtract	fmsub_x	Floating-Point Multiply-Subtract
fnmax_x	Floating Negative Multiply-Add	fnmadd_x	Floating-Point Negative Multiply-Add
fnms_x	Floating Negative Multiply-Subtract	fnmsub_x	Floating-Point Negative Multiply-Subtract
fs_x	Floating Subtract	fsub_x	Floating-Point Subtract
ics	Instruction Cache Synchronize	isync	Instruction Synchronize
l	Load	lwz	Load Word and Zero
lbrx	Load Byte-Reverse Indexed	lwbrx	Load Word Byte-Reverse Indexed

Table B-4. POWER Instructions Implemented in PowerPC Architecture (Continued)

POWER		PowerPC	
Mnemonic	Instruction	Mnemonic	Instruction
lm	Load Multiple	lmw	Load Multiple Word
lsi	Load String Immediate	lswi	Load String Word Immediate
lsx	Load String Indexed	lswx	Load String Word Indexed
lu	Load with Update	lwzu	Load Word and Zero with Update
lux	Load with Update Indexed	lwzux	Load Word and Zero with Update Indexed
lx	Load Indexed	lwzx	Load Word and Zero Indexed
mtsri	Move to Segment Register Indirect	mtsrin	Move to Segment Register Indirect *
muli	Multiply Immediate	mulli	Multiply Low Immediate
mulsx	Multiply Short	mullwx	Multiply Low
oril	OR Immediate Lower	ori	OR Immediate
oriu	OR Immediate Upper	oris	OR Immediate Shifted
rlimix	Rotate Left Immediate then Mask Insert	rlwimix	Rotate Left Word Immediate then Mask Insert
rlinmx	Rotate Left Immediate then AND With Mask	rlwinmx	Rotate Left Word Immediate then AND with Mask
rlnmx	Rotate Left then AND with Mask	rlwnmx	Rotate Left Word then AND with Mask
sfx	Subtract from	subfcx	Subtract from Carrying
sfex	Subtract from Extended	subfex	Subtract from Extended
sfi	Subtract from Immediate	subfic	Subtract from Immediate Carrying
sfmex	Subtract from Minus One Extended	subfmex	Subtract from Minus One Extended
sfzex	Subtract from Zero Extended	subfzex	Subtract from Zero Extended
slx	Shift Left	slwx	Shift Left Word
srx	Shift Right	srwx	Shift Right Word
srax	Shift Right Algebraic	srawx	Shift Right Algebraic Word
sraix	Shift Right Algebraic Immediate	srawix	Shift Right Algebraic Word Immediate
st	Store	stw	Store Word
stbrx	Store Byte-Reverse Indexed	stwbrx	Store Word Byte-Reverse Indexed
stm	Store Multiple	stmw	Store Multiple Word
stsi	Store String Immediate	stswi	Store String Word Immediate
stsx	Store String Indexed	stswx	Store String Word Indexed
stu	Store with Update	stwu	Store Word with Update

Table B-4. POWER Instructions Implemented in PowerPC Architecture (Continued)

POWER		PowerPC	
Mnemonic	Instruction	Mnemonic	Instruction
stux	Store with Update Indexed	stwux	Store Word with Update Indexed
stx	Store Indexed	stwx	Store Word Indexed
svca	Supervisor Call	sc	System Call
t	Trap	tw	Trap Word
ti	Trap Immediate	twi	Trap Word Immediate *
tlbi	TLB Invalidate Entry	tlbie	Translation Lookaside Buffer Invalidate Entry
xoril	XOR Immediate Lower	xori	XOR Immediate
xoriu	XOR Immediate Upper	xoris	XOR Immediate Shifted

* Supervisor-level instruction

Appendix C

PowerPC Instructions Not Implemented

This appendix describes the 32-bit and 64-bit PowerPC instructions that are not implemented in the PowerPC 601 microprocessor. It also provides the 32-bit and 64-bit SPR encodings that are not implemented by the 601.

Table C-1 provides a list of 32-bit PowerPC instructions that are optional to the PowerPC architecture but not implemented by the 601. Attempting to execute these instructions causes an illegal instruction exception.

Table C-1. 32-Bit Instructions Not Implemented by the PowerPC 601 Microprocessor

Mnemonic	Instruction
fres	Floating-Point Reciprocal Estimate Single-Precision
frsqrte	Floating-Point Reciprocal Square Root Estimate
fsel	Floating-Point Select
fsqrt	Floating-Point Square Root
fsqrts	Floating-Point Square Root Single-Precision
mfspr ¹	Move from Special Purpose Register
mftb	Move from Time Base
mtspr ¹	Move to Special Purpose Register
stfiwx	Store Floating-Point as Integer Word Indexed
tlbia	Translation Lookaside Buffer Invalidate All
tlbsync	Translation Lookaside Buffer Synchronize

¹ Some SPR encodings are not supported by the 601. These SPR encodings are listed in Table C-2 and Table C-4.

Table C-2 provides a list of 32-bit SPR encodings that are not implemented by the 601.

Table C-2. 32-Bit SPR Encodings Not Implemented by the PowerPC 601 Microprocessor

SPR			Register Name	Access
Decimal	SPR[5–9]	SPR[0–4]		
284	01000	11100	TB	Supervisor
285	01000	11101	TBU	Supervisor
536	10000	11000	DBAT0U	Supervisor
537	10000	11001	DBAT0L	Supervisor
538	10000	11010	DBAT1U	Supervisor
539	10000	11011	DBAT1L	Supervisor
540	10000	11100	DBAT2U	Supervisor
541	10000	11101	DBAT2L	Supervisor
542	10000	11110	DBAT3U	Supervisor
543	10000	11111	DBAT3L	Supervisor

Table C-3 provides a list of 64-bit instructions that are not implemented by the 601, and that generate an illegal instruction exception.

Table C-3. 64-Bit Instructions Not Implemented by the PowerPC 601 Microprocessor

Mnemonic	Instruction
cntlzd	Count Leading Zeros Double Word
divd	Divide Double Word
divdu	Divide Double Word Unsigned
extsw	Extend Sign Word
fcfid	Floating-Point Convert From Integer Double Word
fctid	Floating-Point Convert to Integer Double Word
fctidz	Floating-Point Convert to Integer Double Word with Round toward Zero
ld	Load Double Word
ldarx	Load Double Word and Reserve Indexed
ldu	Load Double Word with Update
ldux	Load Double Word with Update Indexed
ldx	Load Double Word Indexed
lwa	Load Word Algebraic
lwaux	Load Word Algebraic with Update Indexed

Table C-3. 64-Bit Instructions Not Implemented by the PowerPC 601 Microprocessor (Continued)

Mnemonic	Instruction
lwax	Load Word Algebraic Indexed
mulld	Multiply Low Double Word
mulhd	Multiply High Double Word
mulhdu	Multiply High Double Word Unsigned
rdcl	Rotate Left Double Word then Clear Left
rdcr	Rotate Left Double Word then Clear Right
rdic	Rotate Left Double Word Immediate then Clear
rdicl	Rotate Left Double Word Immediate then Clear Left
rdicr	Rotate Left Double Word Immediate then Clear Right
rdimi	Rotate Left Double Word Immediate then Mask Insert
slbia	SLB Invalidate All
slbie	SLB Invalidate Entry
sld	Shift Left Double Word
srad	Shift Right Algebraic Double Word
sradi	Shift Right Algebraic Double Word Immediate
srd	Shift Right Double Word
std	Store Double Word
stdcx.	Store Double Word Conditional Indexed
stdu	Store Double Word with Update
stdux	Store Double Word Indexed with Update
stdx	Store Double Word Indexed
td	Trap Double Word
tdi	Trap Double Word Immediate

Table C-4 provides the 64-bit SPR encoding that is not implemented by the 601.

Table C-4. 64-Bit SPR Encoding Not Implemented by the PowerPC 601 Microprocessor

SPR			Register Name	Access
Decimal	SPR[5–9]	SPR[0–4]		
280	01000	11000	ASR	Supervisor

cntlzd

Not Implemented in 601


Count Leading Zeros Double Word

cntlzd

Integer Unit

cntlzd **rA,rS** (Rc=0)
cntlzd. **rA,rS** (Rc=1)

 Reserved



```

n ← 0
do while n < 64
    if rS[n] = 1 then leave
    n ← n + 1
rA ← n
    
```

A count of the number of consecutive zero bits starting at bit 0 of register **rS** is placed into **rA**. This number ranges from 0 to 64, inclusive.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
 Affected: LT, GT, EQ, SO (Rc=1)

divd


Not Implemented in 601

Divide Double Word

divd

Integer Unit

divd **rD,rA,rB** (OE=0 Rc=0)
divd. **rD,rA,rB** (OE=0 Rc=1)
divdo **rD,rA,rB** (OE=1 Rc=0)
divdo. **rD,rA,rB** (OE=1 Rc=1)



```

dividend[0-63] ← rA
divisor[0-63] ← rB
rD ← dividend + divisor
    
```

The 64-bit dividend is **rA**. The 64-bit divisor is **rB**. The 64-bit quotient of the dividend and divisor is placed into **rD**. The remainder is not supplied as a result.

Both the dividend and the divisor are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$\text{dividend} = (\text{quotient} * \text{divisor}) + r$$

where $0 \leq r < |\text{divisor}|$ if the dividend is non-negative, and $-|\text{divisor}| < r \leq 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

$$\begin{aligned} &0x8000_0000_0000_0000 \div -1 \\ &<\text{anything}> \div 0 \end{aligned}$$

then the contents of **rD** are undefined.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if $R_c=1$)
- Exception Register:
Affected: SO, OV (if $OE=1$)

divdu

Not Implemented in 601

Divide Double Word Unsigned

divdu

Integer Unit

divdu	rD,rA,rB	(OE=0 Rc=0)
divdu.	rD,rA,rB	(OE=0 Rc=1)
divduo	rD,rA,rB	(OE=1 Rc=0)
divduo.	rD,rA,rB	(OE=1 Rc=1)

31	D	A	B	OE	457	Rc
0	5 6	10 11	15 16	20 21 22		30 31

$\text{dividend}[0-63] \leftarrow \text{rA}$
 $\text{divisor}[0-63] \leftarrow \text{rB}$
 $\text{rD} \leftarrow \text{dividend} / \text{divisor}$

The 64-bit dividend is **rA**. The 64-bit divisor is **rB**. The 64-bit quotient of the dividend and divisor is placed into **rD**. The remainder is not supplied as a result.

Both the dividend and the divisor are interpreted as unsigned integers. The quotient is the unique unsigned integer that satisfies

$$\text{dividend} = (\text{quotient} * \text{divisor}) + r$$

where $0 \leq r < \text{divisor}$.

If an attempt is made to perform the division

$$\langle \text{anything} \rangle \div 0$$

then the contents of **rD** are undefined.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if $R_c=1$)
- Exception Register:
Affected: SO, OV (if $OE=1$)

extsw


Not Implemented in 601

extsw

Extend Sign Word

extsw **rA,rS** ($R_c=0$)
extsw. **rA,rS** ($R_c=1$)

 Reserved



$S \leftarrow rS[32]$
 $rA[32-63] \leftarrow rS[32-63]$
 $rA[0-31] \leftarrow (32)S$

Register **rS**[32–63] are placed into **rA**[32–63]. Bit 32 of **rS** is placed into **rA**[0–31].

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if $R_c=1$)

fcfid

Not Implemented in 601


Floating-Point Convert from Integer Double Word

fcfid

Floating-Point Unit

fcfid **frD,frB** (Rc=0)
fcfid. **frD,frB** (Rc=1)

 Reserved



The 64-bit signed fixed-point operand in register **frB** is converted to an infinitely precise floating-point integer. If the result of the conversion is already in double-precision range it is placed into register **frD**. Otherwise the result of the conversion is rounded to double-precision using the rounding mode specified by FPSCR[RN] and placed into register **frD**.

FPSCR[FPRF] is set to the class and sign of the result. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR1 Field):
Affected: LT, GT, EQ, SO (if Rc=1)
- Exception Register:
Affected: FPRF, FR, FI, FX, XX

fctid


Not Implemented in 601

Floating-Point Convert to Integer Double Word

fctid

fctid **frD,frB** (Rc=0)
fctid. **frD,frB** (Rc=1)

 Reserved



The floating-point operand in **frB** is converted to a 64-bit signed fixed-point integer, using the rounding mode specified by FPSCR[RN], and placed into **frD**.

If the operand in **frB** is greater than $2^{63} - 1$, **frD** is set to 0x'7FFF_FFFF_FFFF_FFFF'. If the operand in **frB** is less than -2^{63} , then **frD** is set to 0x'8000_0000_0000_0000'.

Except for enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR1 Field):
Affected: LT, GT, EQ, SO (if Rc=1)
- Exception Register:
Affected: FPRF (undefined), FR, FI, FX, XX, VXSNaN VXCVI


fctidz fctidz

Not Implemented in 601

Floating-Point Convert to Integer Double Word with Round toward Zero

fctidz **frD,frB** (Rc=0)
fctidz. **frD,frB** (Rc=1)

 Reserved



The floating-point operand in **frB** is converted to a 64-bit signed fixed-point integer, using the rounding mode round toward zero, and placed into **frD**.

If the operand in **frB** is greater than $2^{63} - 1$, **frD** is set to 0x'7FFF_FFFF_FFFF_FFFF'. If the operand in **frB** is less than -2^{63} , then **frD** is set to 0x'8000_0000_0000_0000'.

Except for enabled invalid operation exceptions, FPSCR[FPRF] is undefined. FPSCR[FR] is set if the result is incremented when rounded. FPSCR[FI] is set if the result is inexact.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR1 Field):
Affected: LT, GT, EQ, SO (if Rc=1)
- Exception Register:
Affected: FPRF (undefined), FR, FI, FX, XX, VXSNaN VXCVI

fresX

Not Implemented in 601

Floating-Point Reciprocal Estimate Single-Precision

fresX

Floating-Point Unit

fres **frD,frB** (Rc=0)
fres. **frD,frB** (Rc=1)

Reserved

59	frD	0 0 0 0 0	frB	0 0 0 0 0	24	Rc
0 5 6	10 11	15 16	20 21	25 26	30 31	

This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

A single-precision estimate of the reciprocal of the floating-point operand in register **frB** is placed into register **frD**. The estimate placed into register **frD** is correct to a precision of one part in 256 of the reciprocal of **frB**.

Operation with various special values of the operand is summarized below.

<u>Operand</u>	<u>Result</u>	<u>Exception</u>
$-\infty$	-0	None
-0	$-\infty^*$	ZX
+0	$+\infty^*$	ZX
$+\infty$	+0	None
SNaN	QNaN**	VXSNAN
QNaN	QNaN	None

* No result if FPSCR[ZE]=1.

** No result if FPSCR[VE]=1.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1 and zero divide exceptions when FPSCR[ZE]=1.

Other registers altered:

- Condition Register (CR1 Field):
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:
Affected: FX, OX, UX, ZX, VXSNAN, FPRF, FR (undefined), FI (undefined)

frsqrte

Not Implemented in 601


Floating-Point Reciprocal Square Root Estimate

frsqrte

Floating-Point Unit

frsqrte **frD,frB** (Rc=0)
frsqrte. **frD,frB** (Rc=1)

Reserved



This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

A double-precision estimate of the reciprocal of the square root of the floating-point operand in register **frB** is placed into register **frD**. The estimate placed into register **frD** is correct to a precision of one part in 32 of the reciprocal of the square root of **frB**.

Operation with various special values of the operand is summarized below.

Operand	Result	Exception
-∞	QNaN**	VXSQRT
<0	QNaN**	VXSQRT
-0	-∞*	ZX
+0	+∞*	ZX
+∞	+0	None
SNaN	QNaN**	VXSNAN
QNaN	QNaN	None

* No result if FPSCR[ZE]=1.

** No result if FPSCR[VE]=1.

FPSCR[FPRF] is set to the class and sin of the result, except for invalid operation exceptions when FPSCR[VE] = 1 and zero divide exceptions when FPSCR[ZE] = 1.

Other registers altered:

- Condition Register (CR1 Field):
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:
Affected: FX, OX, UX, ZX, VXSNAN, FPRF, FR (undefined), FI (undefined)

fselx

Floating-Point Select


Not Implemented in 601

fselx

Floating-Point Unit

fsel **frD,frA,frC,frB** (Rc=0)

fsel. **frD,frA,frC,frB** (Rc=1)



if (**frA**) ≥ 0.0 then **frD** ← **frC**
else **frD** ← (**frB**)

This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

The floating-point operand in register **frA** is compared to the value zero. If the operand is greater than or equal to zero, register **frD** is set to the contents of register **frC**. If the operand is less than zero or is a NaN, register **frD** is set to the contents of register **frB**. The comparison ignores the sign of zero (i.e., regards +0 as equal to -0).

Other registers altered:

- Condition Register (CR1 Field):
Affected: FX, FEX, VX, OX (if Rc=1)

Care must be taken in using **fsel** if IEEE compatibility is required, or if the values being tested can be NaNs or infinities.

fsqrtx

Floating-Point Square Root


Not Implemented in 601

fsqrtx

Floating-Point Unit

fsqrt **frD,frB** (Rc=0)

fsqrt. **frD,frB** (Rc=1)



This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

The square root of the floating-point operand in register **frB** is placed into register **frD**.

If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into register **frD**.

Operation with various special values of the operand is summarized below.

<u>Operand</u>	<u>Result</u>	<u>Exception</u>
$-\infty$	QNaN*	VXSQRT
<0	QNaN*	VXSQRT
-0	-0	None
$+\infty$	$+\infty$	None
SNaN	QNaN*	VXSNAN
QNaN	QNaN	None

* No result if FPSCR[VE]=1.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:
Affected: FX, XX, VXSQRT, VXSNAN, FPRF, FR, FI

fsqrtx

Not Implemented in 601


Floating-Point Square Root Single-Precision

fsqrtx

Floating-Point Unit

fsqrts **frD,frB** (Rc=0)
fsqrts. **frD,frB** (Rc=1)

☐ Reserved



This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

The square root of the floating-point operand in register **frB** is placed into register **frD**.

If the most significant bit of the resultant significand is not a one the result is normalized. The result is rounded to the target precision under control of the floating-point rounding control field RN of the FPSCR and placed into register **frD**.

Operation with various special values of the operand is summarized below.

<u>Operand</u>	<u>Result</u>	<u>Exception</u>
$-\infty$	QNaN*	VXSQRT
<0	QNaN*	VXSQRT
-0	-0	None
$+\infty$	$+\infty$	None
SNaN	QNaN*	VXSNAN
QNaN	QNaN	None

* No result if FPSCR[VE]=1.

FPSCR[FPRF] is set to the class and sign of the result, except for invalid operation exceptions when FPSCR[VE]=1.

Other registers altered:

- Condition Register (CR1 Field):
Affected: FX, FEX, VX, OX (if Rc=1)
- Floating-point Status and Control Register:
Affected: FX, XX, VXSQRT, VXSNAN, FPRF, FR, FI

ld

Not Implemented in 601


ld

Load Double Word

Integer Unit

ld

rD,ds(rA)



if $rA=0$ then $b \leftarrow 0$
 else $b \leftarrow rA$
 $EA \leftarrow b + EXTS(ds || 0b00)$
 $rD \leftarrow MEM(EA, 8)$

EA is the sum $(rA|0) + (ds || 0b00)$. The double word in memory addressed by EA is loaded into **rD**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

ldarx


Load Double Word and Reserve Indexed

Not Implemented in 601

ldarx

Integer Unit

ldarx rD,rA,rB



```
if rA=0 then b←0
else      b←rA
EA←b+rB
RESERVE←1
RESERVE_ADDR←func(EA)
rD←MEM(EA, 8)
```

EA is the sum (rA|0)+(rB). The double word in memory addressed by EA is loaded into rD.

This instruction creates a reservation for use by a store double word conditional instruction. An address computed from the EA is associated with the reservation, and replaces any address previously associated with the reservation.

EA must be a multiple of 8. If it is not, the system alignment error handler may be invoked or the results may be boundedly undefined.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

ldu


Not Implemented in 601

Load Double Word with Update

ldu

Integer Unit

ldu **rD,ds(rA)**



$EA \leftarrow rA + EXT(S(ds || 0b00))$
 $rD \leftarrow MEM(EA, 8)$
 $rA \leftarrow EA$

EA is the sum $(rA) + (ds || 0b00)$. The double word in memory addressed by EA is loaded into **rD**.

EA is placed into **rA**.

If **rA**=0 or **rA**=**rD**, the instruction form is invalid.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

ldux

Not Implemented in 601


Load Double Word with Update Indexed

ldux

Integer Unit

ldux **rD,rA,rB**

☐ Reserved



$EA \leftarrow rA + rB$
 $rD \leftarrow MEM(EA, 8)$
 $rA \leftarrow EA$

EA is the sum $(rA) + (rB)$. The double word in memory addressed by EA is loaded into **rD**.

EA is placed into **rA**. If **rA**=0 or **rA**=**rD**, the instruction form is invalid.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction to be invoked.

ldx


Not Implemented in 601

ldx

Load Double Word Indexed

ldx **rD,rA,rB**

Reserved



```

if rA = 0 then b ← 0
else          b ← rA
EA ← b + rB
rD ← MEM(EA, 8)

```

EA is the sum (rA|0)+(rB). The double word in memory addressed by EA is loaded into rD.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

lwa


Not Implemented in 601

lwa

Load Word Algebraic

Integer Unit

lwa **rD,ds(rA)**



```

if rA=0 then b ← 0
else          b ← rA
EA ← b + EXTS(ds||0b00)
rD ← EXTS(MEM(EA, 4))

```

EA is the sum (rA|0)+(ds||0b00). The word in memory addressed by EA is loaded into rD[32–63]. Register rD[0–31] are filled with a copy of bit 0 of the loaded word.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

lwaux


Not Implemented in 601

lwaux

Load Word Algebraic with Update Indexed

lwaux **rD,rA,rB**

Reserved



```
EA ← rA + rB
rD ← EXTS(MEM(EA, 4))
rA ← EA
```

EA is the sum (rA)+(rB). The word in memory addressed by EA is loaded into rD[32–63]. Register rD[0–31] are filled with a copy of bit 0 of the loaded word. EA is placed into rA. If rA=0 or rA=rD, the instruction form is invalid.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

lwax


Not Implemented in 601

lwax

Load Word Algebraic Indexed

lwax **rD,rA,rB**

Reserved



```
if rA=0 then b ← 0
else      b ← rA
EA ← b + rB
rD ← EXTS(MEM(EA, 4))
```

EA is the sum (rA|0)+(rB). The word in memory addressed by EA is loaded into rD[32–63]. Register rD[0–31] are filled with a copy of bit 0 of the loaded word.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

mftb

Move from Time Base


Not Implemented in 601

mftb

Integer Unit

mftb **rD,TBR**

 Reserved



```

n←TBR[5–9] || TBR[0–4]
if n=268 then
  if (64-bit implementation) then
    rD←TB
  else
    rD ← TB[32–63]
else if n=269 then
  if (64-bit implementation) then
    rD←(32)0 || TB[0–31]
  else
    rD←TB[0–31]

```

The TBR field denotes either the time base or time base upper, encoded as shown in Table C-5. The contents of the designated register are copied to **rD**. When reading Time Base Upper on a 64-bit implementation, the high-order 32 bits of **rD** are set to zero.

Table C-5. TBR Encodings for mftb

Decimal	TBR*		Register Name	Access
	TBR[5–9]	TBR[0–4]		
268	01000	01100	TB	User
269	01000	01101	TBU	User

*Note that the order of the two 5-bit halves of the TBR number is reversed.

If the TBR field contains any value other than one of the values shown in Table C-5, the instruction form is invalid.

Other registers altered:

- None

mulhd


Not Implemented in 601

Multiply High Double Word

mulhd

Integer Unit

mulhd	rD,rA,rB	(Rc=0)
mulhd.	rD,rA,rB	(Rc=1)



$$\text{prod}[0-127] \leftarrow \text{rA} * \text{rB}$$

$$\text{rD} \leftarrow \text{prod}[0-63]$$

The 64-bit multiplicands are **rA** and **rB**. The high-order 64 bits of the 128-bit product of the multiplicands are placed into **rD**.

Both the multiplicands and the product are interpreted as signed integers.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)

mulhdu


Not Implemented in 601

Multiply High Double Word Unsigned

mulhdu

Integer Unit

mulhdu	rD,rA,rB	(Rc=0)
mulhdu.	rD,rA,rB	(Rc=1)



$$\text{prod}[0-127] \leftarrow \text{rA} * \text{rB}$$

$$\text{rD} \leftarrow \text{prod}[0-63]$$

The 64-bit multiplicands are **rA** and **rB**. The high-order 64 bits of the 128-bit product of the multiplicands are placed into **rD**.

Both the multiplicands and the product are interpreted as unsigned integers.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)

mulld


Not Implemented in 601

Multiply Low Double Word

mulld

Integer Unit

mulld	rD,rA,rB	(OE=0 Rc=0)
mulld.	rD,rA,rB	(OE=0 Rc=1)
mulldo	rD,rA,rB	(OE=1 Rc=0)
mulldo.	rD,rA,rB	(OE=1 Rc=1)



prod[0–127]←rA*rB
rD←prod[64–127]

The 64-bit operands are **rA** and **rB**. The low-order 64 bits of the 128-bit product of the operands are placed into **rD**.

If OE=1, then SO and OV are set to one if the product cannot be represented in 64 bits.

Both the operands and the product are interpreted as signed integers. However, the result in **rD** is independent of whether the operands are interpreted as signed or unsigned integers.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)
- Exception Register:
Affected: SO OV (if OE=1)

rldcl

Not Implemented in 601

Rotate Left Double Word then Clear Left

rldcl

Integer Unit

rldcl **rA,rS,rB,MB** (Rc=0)

rldcl. **rA,rS,rB,MB** (Rc=1)

30	S	A	B	MB	8	Rc
0	5 6	10 11	15 16	20 21	26 27	30 31

```

n ← rB[58–63]
r ← ROTL[64](rS, n)
b ← MB[5] || MB[0–4]
m ← MASK(b, 63)
rA ← r & m

```

The contents of **rS** are rotated[64] left the number of bits specified by **rB**[58–63]. A mask is generated having 1-bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)

rldcr

Not Implemented in 601

Rotate Left Double Word then Clear Right

rldcr

Integer Unit

rldcr **rA,rS,rB,ME** (Rc=0)

rldcr. **rA,rS,rB,ME** (Rc=1)

30	S	A	B	ME	9	Rc
0	5 6	10 11	15 16	20 21	26 27	30 31

```

n ← rB[58–63]
r ← ROTL[64](rS, n)
e ← ME[5] || ME[0–4]
m ← MASK(0, e)
rA ← r & m

```

The contents of **rS** are rotated[64] left the number of bits specified by **rB[58–63]**. A mask is generated having 1-bits from bit 0 through bit **ME** and 0-bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if **Rc=1**)

rldic

Not Implemented in 601


Rotate Left Double Word Immediate then Clear

rldic

Integer Unit

rldic **rA,rS,SH,MB** (**Rc=0**)

rldic. **rA,rS,SH,MB** (**Rc=1**)



```

n ← SH[5] || SH[0–4]
r ← ROTL[64](rS, n)
b ← MB[5] || MB[0–4]
m ← MASK(b, ¬ n)
rA ← r & m

```

The contents of **rS** are rotated[64] left **SH** bits. A mask is generated having 1-bits from bit **MB** through bit **63-SH** and 0-bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if **Rc=1**)

rldicl


Not Implemented in 601

Rotate Left Double Word Immediate then Clear Left

rldicl

Integer Unit

rldicl **rA,rS,SH,MB** (Rc=0)
rldicl. **rA,rS,SH,MB** (Rc=1)



```

n ← SH[5] || SH[0–4]
r ← ROTL[64](rS, n)
b ← MB[5] || MB[0–4]
m ← MASK(b, 63)
rA ← r & m

```

The contents of **rS** are rotated[64] left **SH** bits. A mask is generated having 1-bits from bit **MB** through bit 63 and 0-bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)

rldicr


Not Implemented in 601

Rotate Left Double Word Immediate then Clear Right

rldicr

Integer Unit

rldicr **rA,rS,SH,ME** (Rc=0)
rldicr. **rA,rS,SH,ME** (Rc=1)



```

n ← SH[5] || SH[0–4]
r ← ROTL[64](rS, n)
e ← ME[5] || ME[0–4]
m ← MASK(0, e)
rA ← r & m

```

The contents of **rS** are rotated[64] left SH bits. A mask is generated having 1-bits from bit ME and 0-bits elsewhere. The rotated data is ANDed with the generated mask and the result is placed into **rA**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)

rldimi


Rotate Left Double Word Immediate then Clear Left

Not Implemented in 601

rldimi

Integer Unit

rldimi **rA,rS,SH,MB** (Rc=0)
rldimi. **rA,rS,SH,MB** (Rc=1)



```

n ← SH[5] || SH[0-4]
r ← ROTL[64](rS, n)
b ← MB[5] || MB[0-4]
m ← MASK(b, ¬ n)
rA ← (r & m) | (rA & ¬ m)

```

The contents of **rS** are rotated[64] left SH bits. A mask is generated having 1-bits from bit MB through bit 63-SH and 0-bits elsewhere. The rotated data is inserted into **rA** under control of the generated mask.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:


- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)

slbia

Not Implemented in 601

slbia

SLB Invalidate All



All SLB entries←invalid

This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

The SLB is invalidated regardless of the settings of MSR[IT] and MSR[DT].

This instruction is supervisor-level.

This instruction is optional in PowerPC architecture.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause an illegal instruction type program exception.

It is not necessary that the ASR point to a valid segment table when issuing **slbia**.

Other registers altered:

- None

slbie

Not Implemented in 601

slbie

SLB Invalidate Entry

slbie **rB**



EA←(rB)
 if SLB entry exists for EA, then
 SLB entry←invalid

This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

EA is the contents of **rB**. If the segment lookaside buffer (SLB) contains an entry corresponding to EA, that entry is made invalid (i.e., removed from the SLB).

The SLB search is done regardless of the settings of MSR[IT] and MSR[DT].

Block address translation for EA, if any, is ignored.

This instruction is supervisor-level.

This instruction is optional in PowerPC architecture.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause an illegal instruction type program exception.

Other registers altered:

None

It is not necessary that the ASR point to a valid segment table when issuing **slbie**.

sld

Shift Left Double Word


Not Implemented in 601

sld

Integer Unit

sld **rA,rS,rB** (Rc=0)

sld. **rA,rS,rB** (Rc=1)



```

n ← rB[58–63]
r ← ROTL[64](rS, n)
if rB[57]=0 then
    m ← MASK(0, 63–n)
else m ← (64)0
rA ← r & m
    
```

The contents of **rS** are shifted left the number of bits specified by **rB**[57–63]. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The result is placed into **rA**. Shift amounts from 64 to 127 give a zero result.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)

srad


Not Implemented in 601

Shift Right Algebraic Double Word

srad

Integer Unit

srad **rA,rS,rB** (Rc=0)
srad. **rA,rS,rB** (Rc=1)



```

n ← rB[58–63]
r ← ROTL[64](rS, 64–n)
if rB[57]=0 then
    m ← MASK(n, 63)
else m ← (64)0
S ← rS[0]
rA ← (r & m) | (((64)S) & ¬ m)
CA ← S & ((r & ¬ m) ≠ 0)
    
```

The contents of **rS** are shifted right the number of bits specified by **rB**[57–63]. Bits shifted out of position 63 are lost. Bit 0 of **rS** is replicated to fill the vacated positions on the left. The result is placed into **rA**. CA is set to 1 if **rS** is negative and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes **rA** to be set equal to **rS**, and CA to be set to 0. Shift amounts from 64 to 127 give a result of 64 sign bits in **rA**, and cause CA to receive the sign bit of **rS**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)
- Exception Register:
Affected: CA

sradi

Not Implemented in 601


Shift Right Algebraic Double Word Immediate

sradi

Integer Unit

sradi **rA,rS,SH** (Rc=0)

sradi. **rA,rS,SH** (Rc=1)



$n \leftarrow SH[5] \parallel SH[0-4]$
 $r \leftarrow ROTL[64](rS, 64-n)$
 $m \leftarrow MASK(n, 63)$
 $S \leftarrow rS[0]$
 $rA \leftarrow (r \& m) \mid (((64)S) \& \neg m)$
 $CA \leftarrow S \& ((r \& \neg m) \neq 0)$

The contents of **rS** are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 0 of **rS** is replicated to fill the vacated positions on the left. The result is placed into **rA**. CA is set to 1 if **rS** is negative and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes **rA** to be set equal to **rS**, and CA to be set to 0.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO (if Rc=1)
- Exception Register:
Affected: CA

srd


Not Implemented in 601

Shift Right Double Word

srd

Integer Unit

srd **rA,rS,rB** (Rc=0)
srd. **rA,rS,rB** (Rc=1)



```

n ← rB[58–63]
r ← ROTL[64](rS, 64–n)
if rB[57]=0 then
    m ← MASK(n, 63)
else m ← (64)0
rA ← r & m
    
```

The contents of **rS** are shifted right the number of bits specified by **rB**[57–63]. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The result is placed into **rA**. Shift amounts from 64 to 127 give a zero result.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
 Affected: LT, GT, EQ, SO (if Rc=1)

std


Not Implemented in 601

Store Double Word

std

Integer Unit

std **rS,ds(rA)**



```

if rA=0 then b ← 0
else      b ← rA
EA ← b + EXTs(ds||0b00)
(MEM(EA, 8)) ← rS
    
```

EA is the sum (**rA**|0)+(ds||0b00). Register **rS** is stored into the double word in memory addressed by EA.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

stdcx.


Store Double Word Conditional Indexed

Not Implemented in 601

stdcx.

Integer Unit

stdcx. **rS,rA,rB**



```

if rA=0 then b←0
else      b←rA
EA←b + rB
if RESERVE then
    (MEM(EA, 8))←rS
    RESERVE←0
CR0←0b00 || 0b1 || XER[SO]
else
    CR0←0b00 || 0b0 || XER[SO]
    
```

EA is the sum (rA|0)+(rB).

If a reservation exists, rS is stored into the double word in memory addressed by EA and the reservation is cleared.

If a reservation does not exist, the instruction completes without altering memory.

CR0 Field is set to reflect whether the store operation was performed (i.e., whether a reservation existed when the **stdcx.** instruction commenced execution), as follows:

$$CR0[LT\ GT\ EQ\ SO] + 0b00 \parallel store_performed \parallel XER[SO]$$

EA must be a multiple of 8. If it is not, the system alignment error handler may be invoked or the results may be boundedly undefined.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- Condition Register (CR0 Field):
Affected: LT, GT, EQ, SO

stdu


Not Implemented in 601

Store Double Word with Update

stdu

Integer Unit

stdu **rS,ds(rA)**



$EA \leftarrow rA + EXT(S, ds || 0b00)$
 $(MEM(EA, 8)) \leftarrow rS$
 $rA \leftarrow EA$

EA is the sum (rA)+(ds||0b00). Register rS is stored into the double word in memory addressed by EA.

EA is placed into rA.

If rA=0, the instruction form is invalid.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

stdux

Not Implemented in 601


Store Double Word with Update Indexed

stdux

Integer Unit

stdux **rS,rA,rB**

Reserved



$EA \leftarrow rA + rB$
 $MEM(EA, 8) \leftarrow rS$
 $rA \leftarrow EA$

EA is the sum (rA)+(rB). Register rS is stored into the double word in memory addressed by EA.

EA is placed into rA.

If rA=0, the instruction form is invalid.



This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

None

stdx

Store Double Word Indexed


Not Implemented in 601

stdx

Integer Unit

stdx **rS,rA,rB**

☐ Reserved



if **rA**=0 then $b \leftarrow 0$
else $b \leftarrow \mathbf{rA}$
 $\mathbf{EA} \leftarrow b + \mathbf{rB}$
 $(\mathbf{MEM}(\mathbf{EA}, 8)) \leftarrow \mathbf{rS}$

EA is the sum (**rA**|0)+(**rB**). Register **rS** is stored into the double word in memory addressed by **EA**.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

None

stfiwx

Store Floating-Point as Integer Word


Not Implemented in 601

stfiwx

Floating-Point Unit

stfiwx **frS,rA,rB**

☐ Reserved



if **rA** = 0 then $b \leftarrow 0$
else $b \leftarrow \mathbf{rA}$
 $\mathbf{EA} \leftarrow b + \mathbf{rB}$
 $\mathbf{MEM}(\mathbf{EA}, 4) \leftarrow \mathbf{frS}[32-63]$

EA is the sum $(rA|0)+(rB)$.

The contents for the low-order 32 bits of register **frS** are stored, without conversion, into the word in memory addressed by EA.

Other registers altered:


- None

td
Trap Double Word

Not Implemented in 601

td
Integer Unit

td TO,rA,rB



```
a ← rA
b ← rB
if (a < b) & TO[0] then TRAP
if (a > b) & TO[1] then TRAP
if (a = b) & TO[2] then TRAP
if (a <U b) & TO[3] then TRAP
if (a >U b) & TO[4] then TRAP
```

The contents of **rA** is compared with the contents of **rB**. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

tdi


Not Implemented in 601

Trap Double Word Immediate

tdi

Integer Unit

tdi TO,rA,SIMM



```

a ← rA
if (a < EXTS(SIMM)) & TO[0] then TRAP
if (a > EXTS(SIMM)) & TO[1] then TRAP
if (a = EXTS(SIMM)) & TO[2] then TRAP
if (a <U EXTS(SIMM)) & TO[3] then TRAP
if (a >U EXTS(SIMM)) & TO[4] then TRAP

```

The contents of **rA** are compared with the sign-extended **SIMM** field. If any bit in the **TO** field is set to 1 and its corresponding condition is met by the result of the comparison, then the system trap handler is invoked.

This instruction is defined only for 64-bit implementations. Using it on a 32-bit implementation will cause the system illegal instruction error handler to be invoked.

Other registers altered:

- None

tlbia


Not Implemented in 601

Translation Lookaside Buffer Invalidate All

tlbia

Integer Unit

☐ Reserved



```

All TLB entries ← invalid

```

This PowerPC instruction is not implemented by the 601. Execution of this instruction will invoke the illegal instruction handler. A description of the operation of this instruction is provided for emulation purposes.

The entire TLB is invalidated (that is, all entries are removed).

The TLB is invalidated regardless of the settings of **MSR[IT]** and **MSR[DT]**.

This is a supervisor-level instruction.

This instruction is optional in PowerPC architecture.



Other registers altered:


- None

It is not necessary that the ASR point to a valid segment table when issuing **tlbia**.

tlbsync
TLB Synchronize

Not Implemented in 601

tlbsync



The **tlbsync** instruction waits until all previous **tlbie**, **tlbiex**, and **tlbia** instructions executed by the processor executing this instruction have been received and completed by all other processors.

This instruction is supervisor-level.

This instruction is optional in PowerPC architecture, but it must be implemented if any of the following are true:

- A TLB invalidation instruction that broadcasts is implemented.
- The **eciwx** or **ecowx** instructions are implemented.

Other registers altered:

- None



Appendix D

Classes of Instructions

This appendix describes how the classes of PowerPC instructions are defined. The three classifications are as follows:

- Defined
- Illegal
- Reserved

Note that while the definitions of these terms are consistent among the PowerPC processors, the assignment of these classifications is not. For example, an instruction that is specific to 64-bit implementations is considered defined for 64-bit implementations, but illegal for 32-bit implementations such as the PowerPC 601 microprocessor.

D.1 Classes of Instructions

The 601 is a 32-bit implementation of the PowerPC architecture with differences and redefinitions noted throughout this document. Differences stem largely from the different address bus sizes and compliance with POWER architecture.

All 601 instructions belong to one of the following three classes:

- Defined
- Illegal
- Reserved

The class is determined by examining the opcode and the extended opcode, if any. If the opcode, or combination of opcode and extended opcode, is not that of a defined instruction nor of a reserved instruction, the instruction is illegal.

In future versions of the PowerPC architecture, instructions that are now illegal may become defined (by being added to the architecture) or reserved (by being assigned to one of the special purposes). Likewise, reserved instructions may become defined.

D.1.1 Defined Instruction Class

Defined instructions are guaranteed to be supported in all PowerPC implementations, except as stated in the instruction descriptions in Chapter 10, “Instruction Set.” The 601

provides hardware support for most of the instructions defined for 32-bit implementations; it does not provide direct hardware support for the instructions listed in Appendix C, “PowerPC Instructions Not Implemented.”

The 601 invokes the system illegal instruction error handler (part of the program exception) when the unimplemented PowerPC instructions are encountered so they may be emulated in software, as required.

A defined instruction can have invalid forms, as described in Section D.1.1.1, “Invalid Instruction Forms.”

D.1.1.1 Invalid Instruction Forms

An instruction form is invalid if one or more operands, excluding opcodes, are coded incorrectly. Attempting to execute an invalid form of an instruction either invokes the system illegal instruction error handler (a program exception) or yields undefined results. See Chapter 10, “Instruction Set,” for individual instruction descriptions.

Invalid forms result when a bit or operand is coded incorrectly, for example, or when a reserved bit is shown as “0” but is coded as a “1”. The following instructions have invalid forms identified in their individual instruction descriptions:

- Branch conditional instructions
- Load/store with update instructions
- Load multiple instructions
- Load string instructions
- Move to/from special purpose register (**mtspr**, **mfspir**)
- Load/store floating-point with update instructions

In some cases, an invalid form of a PowerPC instruction is not an invalid form for the corresponding POWER instruction. As a result, to maintain compatibility with POWER applications, the 601 often handles PowerPC invalid forms as described in the POWER architecture. In other cases, the 601 handles the invalid form in the manner that is most convenient for that particular case. Each of the PowerPC invalid forms are addressed in this document, and a description of how 601 handles each case is provided.

D.1.2 Illegal Instruction Class

Illegal instructions can be grouped into the following categories:

- Instructions that are not implemented in the PowerPC architecture. These opcodes are available for future extensions of the PowerPC architecture; that is, future versions of the PowerPC architecture may define any of these instructions to perform new functions. The following primary opcodes are illegal:

1, 4, 5, 6, 56, 57, 60, 61

- Instructions that are implemented in the PowerPC architecture but are not implemented in a specific PowerPC implementation (for example, instructions that can be executed on 64-bit PowerPC processors are considered illegal for 32-bit processors.

The following opcodes are defined for 64-bit implementations only and are illegal on the 601:

2, 30, 58, 62

- The following primary opcodes have unused extended opcodes. Their unused extended opcodes can be determined from information in Section A.2, “Complete Instruction List Sorted by Opcode,” and Section D.1.3, “Reserved Instructions.” Notice that extended opcodes for instructions that are defined only for 64-bit implementations are illegal in 32-bit implementations. All unused extended opcodes are illegal.

19, 31, 59, 63 (opcodes 30 and 62 are illegal for all 32-bit implementations, but as 64-bit opcodes they have some unused extended opcodes).

An attempt to execute an illegal instruction invokes the illegal instruction error handler (a program exception) but has no other effect. See Section 5.4.7, “Program Exception (x'00700),” for additional information about illegal and invalid instruction exceptions.

Note that an instruction consisting entirely of binary zeros is guaranteed to be an illegal instruction. This increases the probability that an attempt to execute data or uninitialized memory invokes the system illegal instruction error handler (a program exception). Note that if only the primary opcode consists of all zeros, the instruction is considered a reserved instruction, as described in Section D.1.3, “Reserved Instructions.”

With the exception of the instruction consisting entirely of binary zeros, the illegal instructions are available for further additions to the PowerPC architecture.

D.1.3 Reserved Instructions

Reserved instructions are allocated to specific purposes outside the scope of the PowerPC architecture. An attempt to execute a reserved instruction either causes a program exception or yields undefined results.

An attempt to execute a reserved instruction invokes the illegal instruction error handler (a program exception); however, the 601 executes many POWER architecture instructions that otherwise are not part of the PowerPC architecture. See Section 5.4.7, “Program Exception (x'00700),” for additional information about illegal and invalid instruction exceptions.

The instructions in this class are allocated to specific purposes that are outside the scope of the PowerPC user instruction set architecture, PowerPC virtual environment architecture, and PowerPC operating environment architecture.

The following types of instructions are included in this class:

1. Instructions for the POWER architecture that have not been included in the PowerPC user instruction set architecture
2. Implementation-specific instructions used to conform to the PowerPC architecture specifications
3. The instruction with primary opcode 0, when the instruction does not consist entirely of binary zeros
4. Any other implementation-specific instructions that are not defined in the PowerPC user instruction set architecture, PowerPC virtual environment architecture, or the PowerPC operating environment architecture

Appendix E

Multiple-Precision Shifts

This appendix gives examples of how multiple precision shifts can be programmed. A multiple-precision shift is initially defined to be a shift of an n -word quantity, where $n > 1$. The quantity to be shifted is contained in n registers. The shift amount is specified either by an immediate value in the instruction or by bits 27–31 of a register.

The examples shown below distinguish between the cases $n = 2$ and $n > 2$. If $n = 2$, the shift amount may be in the range 0–63, which are the maximum ranges supported by the shift instructions used. However if $n > 2$, the shift amount must be in the range 0–31, for the examples to yield the desired result. The specific instance shown for $n > 2$ is $n = 3$: extending those instruction sequences to larger n is straightforward, as is reducing them to the case $n = 2$ when the more stringent restriction on shift amount is met. For shifts with immediate shift amounts only the case $n = 3$ is shown, because the more stringent restriction on shift amount is always met.

In the examples it is assumed that GPRs 2 and 3 (and 4) contain the quantity to be shifted, and that the result is to be placed into the same registers. In all cases, for both input and result, the lowest-numbered register contains the highest-order part of the data and highest-numbered register contains the lowest-order part. For nonimmediate shifts, the shift amount is assumed to be in bits 27–31 (32-bit mode) of GPR6. For immediate shifts, the shift amount is assumed to be greater than 0. GPRs 0–31 are used as scratch registers. For $n > 2$, the number of instructions required is $2N - 1$ (immediate shifts) or $3N - 1$ (nonimmediate shifts).

E.1 Multiple-Precision Shift Examples

The examples shown here are for 32-bit mode, but they work both in 32-bit mode of a 64-bit implementation and in a 32-bit implementation. They perform the shift in units of words. If the ability to run in 32-bit implementations is not required, in a 64-bit implementation better performance can be obtained in 32-bit mode than that of the examples shown above, by using all 64 bits of GPRs 2 and 3 (and 4) to contain the quantity to be shifted, and placing the result into all 64 bits of the same registers.

Let n be the number of words to be shifted.

Shift Left Immediate, $n = 3$ (Shift Amount < 32)

```
rlwinm r2,r2,SH,0,31-SH
rlwimi r2,r3,SH,32-SH,31
rlwinm r3,r3,SH,0,31-SH
rlwimi r3,r4,SH,32-SH,31
rlwinm r4,r4,SH,0,31-SH
```

Shift Left, $n = 2$ (Shift Amount < 64)

```
subfic r31,r6,32
slw    r2,r2,r6
srw    r0,r3,r31
or     r2,r2,r0
addic  r31,r6,-32
slw    r0,r3,r31
or     r2,r2,r0
slw    r3,r3,r6
```

Shift Left, $n = 3$ (Shift Amount < 32)

```
subfic r31,r6,32
slw    r2,r2,r6
srw    r0,r3,r31
or     r2,r2,r0
slw    r3,r3,r6
srw    r0,r4,r31
or     r3,r3,r0
slw    r4,r4,r6
```

Shift Right Immediate, $n = 3$ (Shift Amount < 32)

```
rlwinm r4,r4,32-SH,SH,31
rlwimi r4,r3,32-SH,0,SH-1
rlwinm r3,r3,32-SH,SH,31
rlwimi r3,r2,32-SH,0,SH-1
rlwinm r2,r2,32-SH,SH,31
```

Shift Right, $n = 2$ (Shift Amount < 64)

```
subfic r31,r6,32
srw    r3,r3,r6
slw    r0,r2,r31
or     r3,r3,r0
addic  r31,r6,-32
srw    r0,r2,r31
or     r3,r3,r0
srw    r2,r2,r6
```

Shift Right, $n = 3$ (Shift Amount < 32)

```
subfic r31,r6,32
srw    r4,r4,r6
slw    r0,r3,r31
or     r4,r4,r0
srw    r3,r3,r6
slw    r0,r2,r31
or     r3,r3,r0
srw    r2,r2,r6
```

Shift Right Algebraic Immediate, $n = 3$ (Shift Amount < 32)

```
rlwinm r4,r4,32-SH,SH,31
rlwimi r4,r3,32-SH,0,SH-1
rlwinm r3,r3,32-SH,SH,31
rlwimi r3,r2,32-SH,0,SH-1
srawi  r2,r2,SH
```

Shift Right Algebraic, $n = 2$ (Shift Amount < 64)

```
subfic r31,r6,32
srw    r3,r3,r6
slw    r0,r2,r31
or     r3,r3,r0
addic. r31,r6,-32
sraw   r0,r2,r31
ble    $+8
ori    r3,r0,0
sraw   r2,r2,r6
```

Shift Right Algebraic, $n = 3$ (Shift Amount < 32)

```
subfic r31,r6,32
srw    r4,r4,r6
slw    r0,r3,r31
or     r4,r4,r0
srw    r3,r3,r6
slw    r0,r2,r31
or     r3,r3,r0
sraw   r2,r2,r6
```



Appendix F

Floating-Point Models

This appendix gives examples of how the floating-point conversion instructions can be used to perform various conversions.

F.1 Conversion from Floating-Point Number to Signed Fixed-Point Integer Word

The full convert to signed fixed-point integer word function can be implemented with the sequence shown below, assuming that the floating-point value to be converted is in FPR1, the result is returned in GPR3, and a double word at displacement “disp” from the address in GPR1 can be used as scratch space.

```
fctiw[z]  f2,f1          #convert to fx int
stfd      f2,disp(r1)    #store float
lwz       r3,disp+4(r1)  #load word and zero
```

F.2 Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Word

The full convert to unsigned fixed-point integer word function can be implemented with the sequence shown below, assuming that the floating-point value to be converted is in FPR1, the value 0 is in FPR0, the value 2^{32} is in FPR3, the value x'0000 0000 7FFF FFFF' is in FPR4, the value 2^{31} is in FPR5 and GPR5, the result is returned in GPR3, and a double word at displacement “disp” from the address in GPR1 can be used as scratch space.

```
fsel      f2,f1,f1,f0    #use 0 if < 0
fsub      f5,f3,f1        #use max if > max
fsel      f2,f5,f2,f3
fsub      f5,f2,f4        #subtract 2**31
fcmphu    cr2,f2,f4        #use diff if ≥ 2**31
fsel      f2,f5,f5,f2
fctiw[z]  f2,f2          #convert to fx int
stfd      f2,disp(r1)    #store float
lwz       r3,disp+4(r1)  #load word
blt       cr2,$+8        #add 2**31 if input
add       r3,r3,r4        #was ≥ 2**31
```

F.3 Floating-Point Models

This section describes models for floating-point instructions.

F.3.1 Floating-Point Round to Single-Precision Model

The following algorithm describes the operation of the Floating-Point Round to Single-Precision (**frsp**) instruction.

```

If FRB[1-11]<897 and FRB[1-63]>0 then
  Do
    If FPSCR[UE]=0 then goto Disabled Exponent Underflow
    If FPSCR[UE]=1 then goto Enabled Exponent Underflow
  End
If FRB[1-11]>1150 and FRB[1-11]<2047 then
  Do
    If FPSCR[OE]=0 then goto Disabled Exponent Overflow
    If FPSCR[OE]=1 then goto Enabled Exponent Overflow
  End
If FRB[1-11]>896 and FRB[1-11]<1151 then goto Normal Operand
If FRB[1-63]=0 then goto Zero Operand
If FRB[1-11]=2047 then
  Do
    If FRB[12-63]=0 then goto Infinity Operand
    If FRB[12]=1 then goto QNaN Operand
    If FRB[12]=0 and FRB[13-63]>0 then goto SNaN Operand
  End

```

Disabled Exponent Underflow:

```

sign ← FRB0
If FRB[1-11]=0 then
  Do
    exp ← -1022
    frac ← b'0' || FRB[12-63]
  End
If FRB[1-11]>0 then
  Do
    exp ← FRB[1-11] - 1023
    frac ← b'1' || FRB[12-63]
  End
Denormalize operand:
G || R || X ← b'000'
Do while exp<-126
  exp ← exp + 1
  frac || G || R || X ← b'0' || frac || G || (R | X)
End
FPSCR[UX] ← frac[24-52] || G || R || X>0
If frac[24-52] || G || R || X>0 then FPSCR[XX] ← 1
Round single(sign,exp,frac,G,R,X)
If frac=0 then
  Do
    FRT00 ← sign
    FRT0[1-63] ← 0
    If sign=0 then FPSCR[FPRF] ← "+zero"
    If sign=1 then FPSCR[FPRF] ← "-zero"
  End

```

```

End
If frac>0 then
Do
    If frac[0]=1 then
        Do
            If sign=0 then FPSCR[FPRF] ← "+normal number"
            If sign=1 then FPSCR[FPRF] ← "-normal number"
        End
    End
    If frac[0]=0 then
        Do
            If sign=0 then FPSCR[FPRF] ← "+denormalized number"
            If sign=1 then FPSCR[FPRF] ← "-denormalized number"
        End
    End
    Normalize operand-
    Do while frac[0]=0
        exp ← exp-1
        frac || G || R ← frac[1-52] || G || R || b'0'
    End
    FRT[0] ← sign
    FRT[1-11] ← exp + 1023
    FRT[12-63] ← frac[1-23] || b'0 0000 0000 0000 0000 0000 0000 0000'
End
Done

```

Enabled Exponent Underflow

```

FPSCR[UX] ← 1
sign ← FRB[0]
If FRB[1-11]=0 then
Do
    exp ← -1022
    frac ← b'0' || FRB[12-63]
End
If FRB[1-11]>0 then
Do
    exp ← FRB[1-11] - 1023
    frac ← b'1' || FRB[12-63]
End
Normalize operand-
Do while frac[0]=0
    exp ← exp - 1
    frac ← frac[1-52] || b'0'
End
If frac[24-52]>0 then FPSCR[XX] ← 1
Round single(sign,exp,frac,0,0,0)
exp ← exp + 192
FRT[0] ← sign
FRT[1-11] ← exp + 1023
FRT[12-63] ← frac[1-23] || b'0 0000 0000 0000 0000 0000 0000 0000'
If sign=0 then FPSCR[FPRF] ← "+normal number"
If sign=1 then FPSCR[FPRF] ← "-normal number"
Done

```

Disabled Exponent Overflow

```

inc ← 0
FPSCR[OX] ← 1
FPSCR[XX] ← 1
If FPSCR[RN]= b'00' then/* Round to Nearest */
Do
    inc ← 1

```

```

    If FRB[0]=0 then FRT ← x'7FF0 0000 0000 0000'
    If FRB[0]=1 then FRT ← x'FFF0 0000 0000 0000'
    If FRB[0]=0 then FPSCR[FPRF] ← "+infinity"
    If FRB[0]=1 then FPSCR[FPRF] ← "-infinity"
End
If FPSCR[RN]= b'01' then /* Round Truncate */
Do
    If (b'0' || FRB[1-63]) < x'047EF FFFF E000 0000' then inc ← 1
    If FRB[0]=0 then FRT ← x'47EF FFFF E000 0000'
    If FRB[0]=1 then FRT ← x'C7EF FFFF E000 0000'
    If FRB[0]=0 then FPSCR[FPRF] ← "+normal number"
    If FRB[0]=1 then FPSCR[FPRF] ← "-normal number"
End
If FPSCR[RN]= b'10' then /* Round to +Infinity */
Do
    If FRB[0]=0 then inc ← 0
    If (FRB[0]=1 & (FRB > x'C7EF FFFF E000 0000' then inc ← 1)
    If FRB[0]=0 then FRT ← x'7FF0 0000 0000 0000'
    If FRB[0]=1 then FRT ← x'C7EF FFFF E000 0000'
    If FRB[0]=0 then FPSCR[FPRF] ← "+infinity"
    If FRB[0]=1 then FPSCR[FPRF] ← "-normal number"
End
If FPSCR[RN]= b'11' then /* Round to -Infinity */
Do
    (If FRB[0]=0 & FRB < x'47EF FFFF E000 0000') then inc ← 1
    If FRB[0]= 1 then inc ← 1
    If FRB[0]=0 then FRT ← x'47EF FFFF E000 0000'
    If FRB[0]=1 then FRT ← x'FFF0 0000 0000 0000'
    If FRB[0]=0 then FPSCR[FPRF] ← "+normal number"
    If FRB[0]=1 then FPSCR[FPRF] ← "-infinity"
End
FPSCR[FR] ← inc
FPSCR[FI] ← 1
Done

```

Enabled Exponent Overflow

```

sign ← FRB[0]
exp ← FRB[1-11] - 1023
frac ← b'1' || [12-63]
If frac[24-52]>0 then FPSCR[XX] ← 1
Round single(sign,exp,frac,0,0,0)
Enabled Overflow
FPSCR[OX] ← 1
exp ← exp - 192
FRT[0] ← sign
FRT[1-11] ← exp + 1023
FRT[12-63] ← frac[1-23] || b'0 0000 0000 0000 0000 0000 0000 0000'
If sign=0 then FPSCR[FPRF] ← "+normal number"
If sign=1 then FPSCR[FPRF] ← "-normal number"
Done

```

Zero Operand

```

FRT ← FRB
If FRB[0]=0 then FPSCR[FPRF] ← "+zero"
If FRB[0]=1 then FPSCR[FPRF] ← "-zero"
FPSCR[FR FI] ← b'00'
Done

```

Infinity Operand

```

FRT ← FRB
If FRB[0]=0 then FPSCR[FPRF] ← "+infinity"
If FRB[0]=1 then FPSCR[FPRF] ← "-infinity" Done
QNaN Operand-
FRT ← FRB[0-34] || b'0 0000 0000 0000 0000 0000 0000 0000'
FPSCR[FPRF] ← "QNaN"
FPSCR[FR FI] ← b'00'
Done

```

QNaN Operand

```

FRT ← FRB[0-34] || b'0 0000 0000 0000 0000 0000 0000 0000'
FPSCR[FPRF] ← "QNaN"
FPSCR[FR FI] ← b'00'
Done

```

SNaN Operand

```

FPSCR[VXSNAN] ← 1
If FPSCR[VE]=0 then
    Do
        FRT[0-11] ← FRB[0-11]
        FRT[12] ← 1
        FRT[13-63] ← FRB[13-34] || b'0 0000 0000 0000 0000 0000 0000 0000'
        FPSCR[FPRF] ← "QNaN"
    End
FPSCR[FR FI] ← b'00'
Done

```

Normal Operand

```

sign ← FRB[0]
exp ← FRB[1-11] - 1023
frac ← b'1' || FRB[12-63]
If frac[24-52]>0 then FPSCR[XX] ← 1
Round single(sign,exp,frac,0,0,0)
If exp>+127 and FPSCR[OE]=0 then go to Disabled Exponent Overflow
If exp>+127 and FPSCR[OE]=1 then go to Enabled Overflow
FRT[0] ← sign
FRT[1-11] ← exp + 1023
FRT[12-63] ← frac[1-23] || b'0 0000 0000 0000 0000 0000 0000 0000'
If sign=0 then FPSCR[FPRF] ← "+normal number"
If sign=1 then FPSCR[FPRF] ← "-normal number"
Done

```

Round Single (sign,exp,frac,G,R,X)

```

inc ← 0
lsb ← frac[23]
gbit ← frac[24]
rbit ← frac[25]
xbit ← (frac[26-52] || G || R || X) ≠ 0
If FPSCR[RN]=b'00' then
    Do
        If sign || lsb || gbit || rbit || xbit = b'u11uu' then inc ← 1
        If sign || lsb || gbit || rbit || xbit = b'u011u' then inc ← 1
        If sign || lsb || gbit || rbit || xbit = b'u01u1' then inc ← 1
    End
If FPSCR[RN]= b'10' then
    Do

```

```

    If sign || lsb || gbit || rbit || xbit = b'0u1uu' then inc ← 1
    If sign || lsb || gbit || rbit || xbit = b'0uu1u' then inc ← 1
    If sign || lsb || gbit || rbit || xbit = b'0uuu1' then inc ← 1
End
If FPSCR[RN]= b'11' then
    Do
        If sign || lsb || gbit || rbit || xbit = b'1u1uu' then inc ← 1
        If sign || lsb || gbit || rbit || xbit = b'1uu1u' then inc ← 1
        If sign || lsb || gbit || rbit || xbit = b'1uuu1' then inc ← 1
    End
frac[0-23] ← frac[0-23] + inc
If carry_out=1 then
    Do
        frac[0-23] ← b'1' || frac[0-22]
        exp ← exp + 1
    End
FPSCR[FR] ← inc
FPSCR[FI] ← gbit | rbit | xbit
Return

```

F.3.2 Floating-Point Convert to Integer Model

The following algorithm describes the operation of the floating-point convert to integer instructions. In this example, u represents an undefined hexadecimal digit.

```

If Floating Convert to Integer Word
    Then Do
        round_mode ← FPSCR[RN]
        tgt_precision ← "32-bit integer"
    End
If Floating Convert to Integer Word with round toward Zero
    Then Do
        round_mode ← b'01'
        tgt_precision ← "32-bit integer"
    End
If Floating Convert to Integer Doubleword
    Then Do
        round_mode ← FPSCR[RN]
        tgt_precision ← "64-bit integer"
    End
If Floating Convert to Integer Doubleword with round toward Zero
    Then Do
        round_mode ← b'01'
        tgt_precision ← "64-bit integer"
    End
If FRB[1-11]=2047 and FRB[12-63]=0 then goto Infinity Operand
If FRB[1-11]=2047 and FRB12=0 then goto SNaN Operand
If FRB[1-11]=2047 and FRB12=1 then goto QNaN Operand
If FRB[1-11]>1054 then goto Large Operand

sign ← FRB0
If FRB[1-11]>0 then exp ← FRB[1-11] - 1023 /* exp - bias */
If FRB[1-11]=0 then exp ← -1022
If FRB[1-11]>0 then frac[0-64]←b'01' || FRB[12-63] || b'000000000000'
/*normal*/
If FRB[1-11]=0 then frac[0-64]←b'00' || FRB[12-63] || b'000000000000'
/*denormal*/

```

```

gbit || rbit || xbit ← b'000'
Do i=1,31-exp
  temp (0..52) ← '0' || temp (0..52) || gbit || rbit || xbit ← b'0' ||
frac[0-64] || gbit || (rbit|xbit)
End

```

```

If gbit | rbit | xbit then FPSCR[XX] ← 1

```

Round Integer (frac,gbit,rbit,xbit,round_mode)

In this example, u represents an undefined hexadecimal digit. Comparisons ignore the u bits.

```

If sign=1 then frac[0-64] ← -frac[0-64] + 1

```

```

If tgt_precision="32-bit integer" and frac[0-64]>+2(31)-1
  then goto Large Operand
If tgt_precision="64-bit integer" and frac[0-64]>+2(63)-1
  then goto Large Operand
If tgt_precision="32-bit integer" and frac[0-64]<-2(31) then goto Large
Operand
If tgt_precision="64-bit integer" and frac[0-64]<-2(63) then goto Large
Operand
If tgt_precision="32-bit integer"
  then FRT ← x'xuuuuuuu' || frac[33-64]
If tgt_precision="64-bit integer" then FRT ← frac[1-64]
FPSCR[FPRF] ← undefined
Done

```

Round Integer(frac,gbit,rbit,xbit,round_mode)

In this example, u represents an undefined hexadecimal digit. Comparisons ignore the u bits.

```

inc ← 0
If round_mode= b'00' then
  Do
    If sign || frac[64] || gbit || rbit || xbit = b'u11uu' then inc ← 1
    If sign || frac[64] || gbit || rbit || xbit = b'u011u' then inc ← 1
    If sign || frac[64] || gbit || rbit || xbit = b'u01u1' then inc ← 1
  End
If round_mode= b'10' then
  Do
    If sign || frac[64] || gbit || rbit || xbit = b'0u1uu' then inc←1
    If sign || frac[64] || gbit || rbit || xbit = b'0uu1u' then inc ← 1
    If sign || frac[64] || gbit || rbit || xbit = b'0uuu1' then inc ← 1
  End
If round_mode= b'11' then
  Do
    If sign || frac[64] || gbit || rbit || xbit = b'1u1uu' then inc ← 1
    If sign || frac[64] || gbit || rbit || xbit = b'1uu1u' then inc ← 1
    If sign || frac[64] || gbit || rbit || xbit = b'1uuu1' then inc← 1
  End
frac[0-64] ← frac[0-64] + inc
FPSCR[FR] ← inc
FPSCR[FI] ← gbit | rbit | xbit
Return

```

Infinity Operand

```

FPSCR[FR FI VXCVI] ← b'001'
If FPSCR[VE]=0 then Do
    If tgt_precision="32-bit integer" then
        Do
            If sign=0 then FRT ← x'uuuu uuuu 7FFF FFFF'
            If sign=1 then FRT ← x'uuuu uuuu 8000 0000'
        End
    Else
        Do
            If sign=0 then FRT ← x'7FFF FFFF FFFF FFFF'
            If sign=1 then FRT ← x'8000 0000 0000 0000'
        End
    End
    FPSCR[FPRF] ← undefined
End
Done

```

SNaN Operand

```

FPSCR[FR FI VXCVI VXSNaN] ← b'0011'
If FPSCR[VE]=0 then
    Do
        If tgt_precision="32-bit integer"
            then FRT ← x'uuuu uuuu 8000 0000'
        If tgt_precision="64-bit integer"
            then FRT ← x'8000 0000 0000 0000'
        FPSCR[FPRF] ← undefined
    End
Done

```

QNaN Operand

```

FPSCR[FR FI VXCVI] ← b'001'
If FPSCR[VE]=0 then
    Do
        If tgt_precision="32-bit integer" then FRT ← x'uuuu uuuu 8000 0000'
        If tgt_precision="64-bit integer" then FRT ← x'8000 0000 0000 0000'
        FPSCR[FPRF] ← undefined
    End
Done

```

Large Operand

```

FPSCR[FR FI VXCVI] ← b'001'
If FPSCR[VE]=0 then Do
    If tgt_precision="32-bit integer" then
        Do
            If sign=0 then FRT ← x'uuuu uuuu 7FFF FFFF'
            If sign=1 then FRT ← x'uuuu uuuu 8000 0000'
        End
    Else
        Do
            If sign=0 then FRT ← x'7FFF FFFF FFFF FFFF'
            If sign=1 then FRT ← x'8000 0000 0000 0000'
        End
    End
    FPSCR[FPRF] ← undefined
End
Done

```

Appendix G

Synchronization Programming Examples

The examples in this appendix show how synchronization instructions can be used to emulate various synchronization primitives and how to provide more complex forms of synchronization.

For each of these examples, it is assumed that a similar sequence of instructions is used by all processes requiring synchronization of the accessed data.

G.1 General Information

The following points provide general information about the **lwarx** and **stwcx** instructions:

- In general, **lwarx** and **stwcx** instructions should be paired, with the same effective address used for both. The exception is an isolated **stwcx** instruction that is used to clear any existing reservation on the processor, for which there is no paired **lwarx** and for which any (scratch) effective address can be used.
- It is acceptable to execute an **lwarx** instruction for which no **stwcx** instruction is executed. For example, such a dangling **lwarx** instruction occurs if the value loaded in the Test and Set sequence shown in Section G.2.5, “Test and Set,” is not zero.
- To increase the likelihood that forward progress is made, it is important that looping on **lwarx/stwcx** pairs be minimized. For example, in the sequence shown in Section G.2.5, “Test and Set,” this is achieved by testing the old value before attempting the store—were the order reversed, more **stwcx** instructions might be executed, and reservations might more often be lost between the **lwarx** and the **stwcx** instructions.
- The manner in which **lwarx** and **stwcx** are communicated to other processors and mechanisms, and between levels of the memory subsystem within a given processor is implementation-dependent. In some implementations performance may be improved by minimizing looping on an **lwarx** instruction that fails to return a desired value. For example, in the example provided in Section G.2.5, “Test and Set,” if the programmer wishes to stay in the loop until the word loaded is zero, he could change the “**bne \$ 12**” to “**bne loop**”. However, in some implementations better performance may be obtained by using an ordinary Load instruction to do the initial checking of the value, as follows:

```

loop:  lwz      r5,0(r3)  #load the word
        cmpwi   r5,0      #loop back if word
        bne     loop     #not equal to 0
        lwarx   r5,0,r3   #try again, reserving
        cmpwi   r5,0      #(likely to succeed)
        bne     loop     #try to store nonzero
        stwcx.  r4,0,r3   #
        bne     loop     #loop if lost reservation

```

- In a multiprocessor, livelock is possible if a loop containing an **lwarx/stwcx.** pair also contains an ordinary write instruction for which any byte of the affected memory area is in the reservation granule of the reservation. For example, the first code sequence shown in Section G.5, “List Insertion,” can cause livelock if two list elements have next element pointers in the same reservation granule.

G.2 Synchronization Primitives

The following examples show how the **lwarx** and **stwcx.** instructions can be used to emulate various synchronization primitives. The sequences used to emulate the various primitives consist primarily of a loop using **lwarx** and **stwcx.** Additional synchronization is unnecessary, because the **stwcx.** will fail, clearing the EQ bit, if the word loaded by **lwarx** has changed before the **stwcx.** is executed.

G.2.1 Fetch and No-Op

The Fetch and No-Op primitive atomically loads the current value in a word in memory. In this example it is assumed that the address of the word to be loaded is in GPR3 and the data loaded are returned in GPR4.

```

loop:  lwarx   r4,0,r3   #load and reserve
        stwcx. r4,0,r3   #store old value if still reserved
        bne-   loop     #loop if lost reservation

```

If the **stwcx.** operation succeeds, the same value loaded by the preceding **lwarx** is stored. While the store is redundant, the use of the **stwcx.**, ensures atomic access to the location.

G.2.2 Fetch and Store

The Fetch and Store primitive atomically loads and replaces a word in memory.

In this example it is assumed that the address of the word to be loaded and replaced is in GPR3, the new value is in GPR4, and the old value is returned in GPR5.

```

loop:  lwarx   r5,0,r3   #load and reserve
        stwcx. r4,0,r3   #store new value if still reserved
        bne-   loop     #loop if lost reservation

```

G.2.3 Fetch and Add

The Fetch and Add primitive atomically increments a word in memory.

In this example it is assumed that the address of the word to be incremented is in GPR3, the increment is in GPR4, and the old value is returned in GPR5.

```
loop:  lwarx   r5,0,r3      #load and reserve
       add    r0,r4,r5      #increment word
       stwcx. r0,0,r3      #store new value if still reserved
       bne-   loop         #loop if lost reservation
```

G.2.4 Fetch and AND

The Fetch and AND primitive atomically ANDs a value into a word in memory.

In this example it is assumed that the address of the word to be ANDed is in GPR3, the value to AND into it is in GPR4, and the old value is returned in GPR5.

```
loop:  lwarx   r5,0,r3      #load and reserve
       and    r0,r4,r5      #AND word
       stwcx. r0,0,r3      #store new value if still reserved
       bne-   loop         #loop if lost reservation
```

Note: This sequence can be changed to perform another Boolean operation atomically on a word in memory, simply by changing the AND instruction to the desired Boolean instruction (OR, XOR, etc.).

G.2.5 Test and Set

The Test and Set primitive atomically loads a word from memory, ensures that the word in memory contains a nonzero value, and sets the EQ bit of CR Field 0 according to whether the value loaded is zero.

In this example it is assumed that the address of the word to be tested is in GPR3, the new value (nonzero) is in GPR4, and the old value is returned in GPR5.

```
loop:  lwarx   r5,0,r3      #load and reserve
       cmpwi  r5, 0        #done if word
       bne    $+12         #not equal to 0
       stwcx. r4,0,r3      #try to store nonzero
       bne-   loop         #loop if lost reservation
```

Notes:

1. Test and Set is shown primarily for pedagogical reasons. It is useful on machines that lack the better synchronization facilities provided by **lwarx** and **stwcx.** Test and Set does not scale well. Using Test and Set before a critical section allows only one process to execute in the critical section at a time. Using **lwarx** and **stwcx.** to bracket the critical section allows many processes to execute in the critical section at once, but at most one will succeed in exiting from the section with its results stored.
2. Depending on the application, if Test and Set fails (that is, clears the EQ bit of CR Field 0) it may be appropriate to re-execute the Test and Set.

G.3 Compare and Swap

The Compare and Swap primitive atomically compares a value in a register with a word in memory; if they are equal, stores the value from a second register into the word in memory, if they may be unequal loads the word from memory into the first register, and sets the EQ bit of CR Field 0 to indicate the result of the comparison.

In this example it is assumed that the address of the word to be tested is in GPR3, the compared value is in GPR4, the new value is in GPR5, and the old value is returned in GPR6.

```
loop:  lwarx   r6,0,r3    #load and reserve
      cmpw   r4,r6      #first 2 operands equal ?
      bne-   exit       #skip if not
      stwcx. r5,0,r3    #store new value if still reserved
      bne-   loop       #loop if lost reservation
exit:  mr     r4,r6      #copy 2nd operand to 1st
```

Notes:

1. The semantics in this example are based on the IBM System/370™ Compare and Swap instruction. Other architecture may define this instruction differently.
2. Compare and Swap is shown primarily for pedagogical reasons. It is useful on machines that lack the better synchronization facilities provided by **lwarx** and **stwcx.** Although the instruction is atomic, it checks only for whether the current value matches the old value. An error can occur if the value had been changed and restored before being tested.
3. Depending on the application, if Compare and Swap fails (that is, clears the EQ bit of CR0) it may be appropriate to recompute the value potentially to be stored and then re-execute the Compare and Swap.

G.4 Lock Acquisition and Release

This example provides an algorithm for locking that demonstrates the use of synchronization with an atomic read/modify/write operation. GPR3 provides a shared memory location, the address of which is an argument of the lock and unlock procedures. This argument is used as a lock to control access to some shared resource such as a data structure. The lock is open when its value is 0 and locked when it is 1. Before accessing the shared resource, a processor sets the lock by having the lock procedure call TEST_AND_SET, which executes the code sequence shown in Section G.2.5, “Test and Set.” This atomically sets the old value of the lock, and writes the new value (1) given to it in GPR4, returning the old value in GPR5 (not used below) and setting the EQ bit in CR0 according to whether the value loaded is 0. The lock procedure repeats the test and set procedure until it successfully changes the value in the lock from 0 to 1.

The processor must not access the shared resource until it sets the lock. After the **bne-** instruction that checks for the successful test and set operation, the processor executes the **isync** instruction. This delays all subsequent instructions until all previous instructions have

completed to the extent required by context synchronization. The **sync** instruction could be used but performance would be degraded because the **sync** instruction waits for all outstanding memory accesses to complete with respect to other processors. This is not necessary here.

```
lock:  li      r4,1          #obtain lock
loop:  bl      test_and_set  #test and set
      bne-    loop          #retry until old = 0
                                #delay subsequent instructions until
                                #previous ones complete

      isync
      blr                  #return
```

The unlock procedure writes a 0 to the lock location. If the access to the shared resource includes write operations, most applications that use locking require the processor to execute a **sync** instruction to make its modification visible to all processors before releasing the lock. For this reason, the unlock procedure in the following example begins with a **sync**.

```
unlock: sync                  #delay until prior stores finish
      li      r1,0          #store zero to lock location
      stw     r1,0(r3)
      blr                  #return
```

G.5 List Insertion

The following example shows how the **lwarx** and **stwcx** instructions can be used to implement simple LIFO (last-in-first-out) insertion into a singly-linked list. (Complicated list insertion, in which multiple values must be changed atomically, or in which the correct order of insertion depends on the contents of the elements, cannot be implemented in the manner shown below, and requires a more complicated strategy such as using locks.)

The next element pointer from the list element after which the new element is to be inserted, here called the parent element, is stored into the new element, so that the new element points to the next element in the list; this store is performed unconditionally. Then the address of the new element is conditionally stored into the parent element, thereby adding the new element to the list.

In this example it is assumed that the address of the parent element is in GPR3, the address of the new element is in GPR4, and the next element pointer is at offset 0 from the start of the element. It is also assumed that the next element pointer of each list element is in a reservation granule separate from that of the next element pointer of all other list elements.

```
loop:  lwarx   r2,0,r3        #get next pointer
      stw     r2,0(r4)        #write back new element
      sync
      stwcx.  r4,0,r3        #add new element to list
      bne-    loop          #loop if stwcx. failed
```

In the preceding example, if two list elements have next element pointers in the same reservation granule then, in a multiprocessor, livelock can occur. (Livelock is a state in which processors interact in a way such that no processor makes progress.)

If it is not possible to allocate list elements such that each element's next element pointer is in a different reservation granule, then livelock can be avoided by using the following, more complicated, code sequence.

```

        lwz      r2,0(r3)      #get next pointer
loop1:  mr       r5,r2         #keep a copy
        stw      r2,0(r4)     #write back new element
        sync                     #let store settle
loop2:  lwarx    r2,0,r3       #get it again
        cmpw     r2,r5         #loop if changed (someone
        bne-     loop1         #else progressed)
        stwcx.   r4,0,r3       #add new element to list
        bne-     loop2         #loop if failed

```

Appendix H

Implementation Summary for Programmers

The PowerPC 601 microprocessor is the first implementation of the PowerPC architecture. It offers a reliable platform for software and hardware developers to make products compatible with subsequent processors in the PowerPC family. In addition, the 601 provides extensions to the PowerPC architecture that allow it to function as a bridge from the POWER architecture. This appendix describes the POWER extensions as well as other differences between the 601 and the PowerPC architecture (*PowerPC Architecture, First Edition*). These differences can be categorized as follows:

- POWER extensions—Additional functionality not defined in the PowerPC architecture. For example, the 601 implements many POWER instructions that do not have PowerPC architecture equivalents.
- Variances—601 functionality that is implemented differently than as described in the PowerPC architecture. For example, there are several differences between the 601 MMU implementation and that specified by the PowerPC architecture. In general, these variances are not visible from the user level.
- Implementation-dependent extensions—These include features that are not part of but are allowed by the PowerPC architecture. For example, the 601 provides a set of implementation-dependent registers (HIDs) to control hardware features such as parity checking and instruction address breakpoint that are beyond the specifications in architecture. Software should take appropriate precautions to control use of these features.
- PowerPC architecture optional features—These include optional features defined in the PowerPC architecture that are implemented in the 601.

This appendix does not describe performance trade-offs allowed by the PowerPC architecture. For example, some implementations may provide more support for alignment than others and, therefore, they may require different amounts of assistance in the exception handler.

This appendix also does not describe variances built into the PowerPC architecture to provide some latitude in PowerPC implementations for handling reserved, invalid, and undefined conditions. These aspects are left intentionally undefined. Note that while the 601's treatment of such aspects may be predictable, taking advantage of that behavior may

cause software incompatibilities with other PowerPC implementations.

Where applicable, a reference is given to the section that describes that functionality.

Also, the tables in this appendix indicate the level of architecture at which the 601 diverges. These levels are as follows:

- PowerPC user instruction set architecture—Defines the base user-level instruction set, user-level registers, data types, floating-point exception model, memory models for a uniprocessor environment, and programming model for uniprocessor environment.

The tables in this appendix identify differences with this part of the architecture by listing “user” in the “Level” column of the tables.

- PowerPC virtual environment architecture—Describes the memory model for a multiprocessor environment, defines cache control instructions, and describes other aspects of virtual environments. Implementations that conform to the PowerPC virtual environment architecture also adhere to the PowerPC user instruction set architecture, but may not necessarily adhere to the PowerPC operating environment architecture.

The tables in this appendix identify differences with this part of the architecture by listing “virtual environment” in the “Level” column of the tables.

- PowerPC operating environment architecture—Defines the memory management model, supervisor-level registers, synchronization requirements, and the exception model. Implementations that conform to the PowerPC operating environment architecture also adhere to the PowerPC user instruction set architecture and the PowerPC virtual environment architecture definition.

The tables in this appendix identify differences with this part of the architecture by listing “operating environment” in the “Level” column of the tables.

H.1 POWER Extensions

Table H-1 lists POWER functionality supported by the 601 that is not defined in the PowerPC architecture. POWER extensions include additional functionality not defined in the PowerPC architecture.

Table H-1. POWER Extensions

Difference	Reference	Level	Type
The MQ register, provided for POWER compatibility, is not part of the PowerPC architecture.	Section 2.2.5.1, "MQ Register (MQ)"	User	POWER
The 601 implements the real-time clock feature, including POWER registers RTCU and RTCL, to provide a time reference rather than the time base feature defined by the PowerPC architecture.	Section 2.2.5.3, "Real-Time Clock (RTC) Registers (User-Level)"	Virtual and operating environment	POWER and Variance
In the 601 processor, the decrementer implementation uses the separate 7.8125 MHz RTC for its base frequency. Other PowerPC processors base the decrementer on the processor clock.	Section 2.3.3.5, "Decrementer (DEC) Register"	User and virtual environment	POWER and Variance
The decrementer register (DEC) in the 601 allows user-level read access, which is not provided in the PowerPC architecture.	Section 2.3.3.5, "Decrementer (DEC) Register"	User and operating environment	POWER
Because 601 supports the POWER registers, MQ, RTCU, and RTCL, instruction encodings to access them, mtspr and mfspr , are also provided.	Section 3.7.2, "Move to/from Special-Purpose Register Instructions"	User and operating environment	POWER
The 601 provides a group of instructions for compatibility with POWER. The relationship between the 601 and the PowerPC instruction sets are shown in Appendix C. The PowerPC architecture defines these instructions as reserved.	Appendix C, "PowerPC Instructions Not Implemented"	—	POWER

H.2 Variances

Variances include PowerPC architecture functionality that is implemented in the 601 with some differences. In general, these variances are not visible from the user level. Table H-2 lists variances to the PowerPC architecture.

Table H-2. Variances

Difference	Reference	Level	Type
The VXSOFT, VXSQRT, and NI bits (bits 21, 22, and 29, respectively) are not implemented in the 601 processor.	Section 2.2.3, "Floating-Point Status and Control Register (FPSCR)"	User and operating environment	Variance
If the Floating-Point Convert to Integer Word (fctiw) instruction results in a conversion exception, FPSCR[XCVI] is set causing FPSCR[VX] to be set. The PowerPC architecture specifies that when fctiw causes FPSCR[XCVI] to be set, FPSCR[XX] is not altered. The 601 may set both FPSCR[XX] and FPSCR[XCVI] in some circumstances.	Section 3.4.3, "Floating-Point Rounding and Conversion Instructions"	User and operating environment	Variance
The architecture requires that both FPSCR[VXCVI] and FPSCR[VXSNAN] be set when the source operand of a fctiw is an SNAN. 601 sets only FPSCR[VXCVI].	Section 3.4.3, "Floating-Point Rounding and Conversion Instructions"	User and operating environment	Variance
PowerPC architecture defines the following bits in the machine state register (MSR) not implemented in the 601: Bit Description ----- 13 Power management enable (POW) 15 Exception little-endian mode (ELE) 22 Branch trace enable (BE) 30 Recoverable exception (RE) 31 Little-endian mode (LE)	Section 2.3.1, "Machine State Register (MSR)"	Operating environment	Variance
The 601 provides a bit in an implementation-specific register (HID0) for selecting between big- and little-endian modes. PowerPC architecture defines MSR[LE] for this purpose.	Section 2.4.3, "Byte and Bit Ordering"	Operating environment	Variance
The number, function, content, and format of the BAT registers implemented by the 601 is different than that specified by the PowerPC architecture.	Section 2.3.3.12, "BAT Registers"	Operating environment	Variance
The 601 clears the reservation bit set by the execution of an lwarx instruction when taking any type of exception. The PowerPC architecture defines that the reservation be cleared for a subset of exceptions.	Section 3.5.7, "Memory Synchronization Instructions"	User and operating environment	Variance
Because the 601 does not implement the MSR[RE] bit (recoverable exception bit), the operating system must use other criteria to determine if it is possible to recover from an asynchronous, imprecise exception.	Section 5.4.1, "Reset Exceptions (x'00100)"	Operating environment	Variance

Table H-2. Variances (Continued)

Difference	Reference	Level	Type
Instruction access exceptions due to instruction fetches from I/O controller interface segments do not set the SRR1[3] bit as defined in the PowerPC architecture. This condition clears SRR1[0–15].	Chapter 5, “Exceptions”	Operating environment	Variance
The non-IEEE mode bit, FPSCR[NI], is reserved in the 601. All floating-point results are consistent with IEEE standards.	Section 5.4.7.1, “Floating-Point Enabled Program Exceptions”	Operating environment	Variance
The 601 maps I/O controller interface error conditions to I/O controller interface exceptions instead of to the data access exception vector specified by the PowerPC architecture.	Section 5.4.10, “I/O Controller Interface Error Exception (x’00A00)”	Operating environment	Variance
Unlike exceptions that occur with memory accesses, loads, loads with update, and stores with update to I/O controller interface segments cause any target registers to be updated, regardless of whether an exception is taken.	Chapter 5, “Exceptions”	Operating environment	Variance
The 601 does not implement the trace exception as a separate exception as is defined in the PowerPC architecture (x’00D00). The 601 vectors trace exceptions to the run-mode/trace exception (x’02000).	Section 5.4.12, “Run Mode/Trace Exception (x’02000)”	Operating environment	Variance
The 601 allows access to the I/O controller interface regardless of the setting of MSR[DT]. The PowerPC architecture does not allow these accesses when MSR[DT] is cleared.	Section 6.1.3, “Address Translation Mechanisms”	Operating environment	Variance
The 601 does not implement the PowerPC tlbsync instruction, but instead requires the use of a sync instruction to synchronize the completion of a broadcast tlbie instruction.	Section 10.3, “Instructions Not Implemented by the 601”	Operating environment	Variance
PowerPC architecture defines a “Guarded” memory attribute used to protect volatile memory. This attribute is associated with each virtual page (guarded bit in the page table entry) and with real memory. The 601 provides a similar function using the “Caching Inhibited” memory attribute.	—	Operating environment	Variance

H.3 Implementation-Dependent Extensions

Implementation-dependent extensions include features that are not part of, but are allowed by, the PowerPC architecture. Note that there are a number of such extensions that are described throughout this book, and there is no attempt to list them exhaustively in this appendix. Table H-3 provides a brief list of key implementation-dependent extensions supported by the 601.

Table H-3. Implementation-Dependent Extensions

Difference	Reference	Level	Type
The 601 includes the following implementation-specific registers: HID0, HID1, HID2, HID5, HID15. These may or may not be included in future implementations.	Section 2.3.3.13.1, "Checkstop Sources and Enables Register—HID0," through Section 2.3.3.13.5, "Processor Identification Register (PIR)—HID15"	Operating environment	Implementation-dependent extensions
Because the 601 automatically handles all floating-point data types, the 601 floating-point assist exception defined in the PowerPC architecture (x'00E00') would never be taken by the 601, and therefore it is not implemented.	—	Operating environment	Implementation-dependent extension
The 601 supports an additional exception called the run mode exception in addition to the exceptions defined by the PowerPC architecture.	Section 5.4.12, "Run Mode/Trace Exception (x'02000")"	Operating environment	Implementation-dependent extension
The 601 includes a feature that supports 256-Mbyte translation capability. This is enabled when the T bit is set and the BUID field equals x'07F' in the appropriate segment register(s).	Section 6.5.2.1, "I/O Controller Interface Address Translation: T = 1 in Segment Register"	Operating environment	Implementation-dependent extension

H.4 Options to the PowerPC Architecture

Table H-4 lists options to the PowerPC architecture supported by the 601. Note that because these are optional, they may not be supported by all PowerPC processors, just as the 601 does not support other optional features supported by the architecture.

Table H-4. Options to the PowerPC Architecture

Difference	Reference	Level	Type
The 601 processor implements the external access register (EAR), which is optional to the PowerPC architecture. Note that only four bits (28–31) are implemented in the 601, whereas the PowerPC architecture defines six bits.	Section 2.3.3.10, "External Access Register (EAR)"	Operating environment	Optional
The 601 implements the eciwx and ecowx instructions that are optional to the PowerPC architecture but are required for use with the EAR register.	Section 3.9, "External Control Instructions"	User	Optional

Appendix I

Instruction Timing Examples

This appendix describes timing of various code sequences in the PowerPC 601 microprocessor, showing situations where stalls might occur, and where possible, how those stalls can be avoided.

This section shows timing for combinations of instructions, showing the interactions between the various instructions whose individual timings are described in Chapter 7, “Instruction Timing.” From these examples, one can develop similar tables for other code sequences. This information is intended to show how to schedule code efficiently.

I.1 Branch Instruction Timing Examples

The examples in this section primarily illustrate branch timing issues. It is split into two main subsections—Section I.1.1, “General Branch Timing” which addresses timing issues not associated with branch prediction or condition register (CR) coherency and Section I.1.1.6, “Conditional Branch Timing,” which addresses timing issues associated with branch prediction and CR coherency.

I.1.1 General Branch Timing

This section gives timing examples showing all of the stalls that can occur for branches or be caused by branches and gives timing examples that avoid those stalls.

I.1.1.1 Dispatch Considerations

Instructions may stall in the DS stage when a branch cannot be dispatched for some reason even though the branch is in the dispatch buffer (IQ0 through IQ3). This section does not describe cases involving unresolved conditional branches. For information, see Section I.1.1.6, “Conditional Branch Timing.”

As described in Section 7.3.1.4.1, “Branch Dispatch,” dependency checking for branches occurs during the dispatch stage—thus register dependencies can cause dispatch stalls. The two registers that branch instructions use as sources are the link register (LR) and count register (CTR). In both cases, dependencies on previous branch instructions are resolved via data-forwarding in the BPU. This is illustrated in Table I-1 and Table I-2.

In Table I-1, the CTR value from the **bc** instruction in the first iteration is forwarded to the **bc** instruction in the second iteration (clock 5).

Table I-1. Two Integer Instruction Counter Loop

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	I1,I2, bc		I1,I2, bc		I1,I2, bc		I1,I2, bc
	CARB	I1,I2, bc		I1,I2, bc		I1,I2, bc		I1,I2, bc
	CACC		I1,I2, bc		I1,I2, bc		I1,I2, bc	
Dispatch	IQ2			bc		bc		bc
	IQ1			I2		I2		I2
	IQ0			I1	I2,Tag bc	I1	I2,Tag bc	I1
IU	ID			I1	I2,Tag bc	I1	I2,Tag bc	I1
	IE				I1	I2,Tag bc	I1	I2,Tag bc
	IC					I1	I2,Tag bc	I1
	IWA					I1	I2	I1
	IWL							
	FPSB							
	ISB							
BPU	BE			bc		bc		bc
	MR							
	BW				bc	bc	bc,bc	bc
Notes						CTR value from the bc in the first iteration is forwarded to the bc in the second iteration.	Decrement CTR this cycle.	

In Table I-2, the link address is forwarded to the **bclr** instruction in clock 5.

Table I-2. Two Integer Instruction Leaf Procedure

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	I1,I2, bl , I5		I3,I4, bclr		I5		
	CARB	I1,I2, bl , I5		I3,I4, bclr		I5		
	CACC		I1,I2, bl , I5		I3,I4, bclr		I5	
Dispatch	IQ3			I5				
	IQ2			bl		bclr		
	IQ1			I2		I4		
	IQ0			I1	I2, Tag bl	I3	I4	I5
IU	ID			I1	I2, Tag bl	I3	I4	I5
	IE				I1	I2, Tag bl	I3	I4
	IC					I1	I2, Tag bl	I3
	IWA					I1	I2	I3
	IWL							
	FPSB							
	ISB							
BPU	BE			bl		bclr		
	MR							
	BW				bl	bl	bl	
Notes						Forward link address to bcr from link shadow.	Update the LR with the address of I3.	

I.1.1.2 Integer Instruction Dependencies

If a register dependency on a branch originates from an integer instruction, such as **mtlr** or **mtctr**, the data resides in the GPR and cannot be forwarded to the BPU (there is no extra read port on the GPR for the BPU). In this case, a dispatch stall may occur, as shown in Table I-3 and Table I-4.

Table I-3 shows the instruction timing for when a **bclr** instruction follows an **mtlr** instruction. Note that **bclr** stalls in cycle 3 because of a dependency on the **mtlr** instruction. In this case the branch is taken, and the target instruction enters the ID stage in cycle 7, after a three-cycle stall.

Table I-3. Register Dependency Stalls for a Taken Branch (mtlr -> bclr)

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	mtlr, bclr				target		
	CARB	mtlr, bclr				target		
	CACC		mtlr, bclr				target	
Dispatch	IQ1			bclr				
	IQ0			mtlr	bclr	bclr		target
IU	ID			mtlr	<stall 1>	<stall 2>	<stall 3>	target
	IE				mtlr			
	IC					mtlr		
	IWA					mtlr		
	IWL							
	FPSB							
	ISB							
BPU	BE					bclr		
	MR							
	BW							
Notes				The bclr instruction stalls due to register dependency on the mtlr instruction		Register dependency on bclr is resolved and bclr is dispatched		

Table I-4 shows the timing for same instruction sequence shown in Table I-3, when the branch is not taken, showing that the instruction following the **bclr** instruction can be dispatched in cycle 6, the cycle after the **bclr** instruction is resolved.

Table I-4. Register Dependency Stalls for an Untaken Branch (mtlr -> bclr)

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	mtlr, bclr						
	CARB	mtlr, bclr						
	CACC		mtlr,bclr					
Dispatch	IQ2			seq. ins.				
	IQ1			bclr	seq. ins.	seq. ins.		
	IQ0			mtlr	bclr	bclr	seq. ins.	
IU	ID			mtlr	<stall 1>	<stall 2>	seq. ins.	
	IE				mtlr			seq. ins.
	IC					mtlr		
	IWA					mtlr		
	IWL							
	FPSB							
	ISB							
	CA							
BPU	BE					bclr		
	MR							
	BW							
Notes				The bclr instruction stalls due to register dependency from mtlr instruction		Register dependency on bclr is resolved and bclr is dispatched	Instruction following the bclr instruction can now be dispatched	

I.1.1.3 SPR Dependencies with LR and CTR

To avoid dispatch stalls, instructions should be placed between the **mtspr** instruction and the branch that depends upon it. The LR and the CTR have the same timing characteristics relative to **mtspr** dependencies (the following examples use the LR for clarity).

Examples of this are shown in Table I-5 and Table I-6. Table I-5 shows how the stall shown in Table I-3 is avoided by scheduling integer instructions between the **bclr** and **mtlr** instructions.

Table I-5. Instruction Sequence that Avoids Stalls Caused by a Register Dependency for a Taken Branch (mtlr -> bclr)

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	mtlr , l1, l2, l3, bclr				target		
	CARB	mtlr , l1, l2, l3, bclr				target		
	CACC		mtlr , l1, l2, l3, bclr				target	
Dispatch	IQ4			bclr				
	IQ3			l3	bclr			
	IQ2			l2	l3	bclr		
	IQ1			l1	l2	l3		
	IQ0			mtlr	l1	l2	l3	target
IU	ID			mtlr	l1	l2	l3	target
	IE				mtlr	l1	l2	l3
	IC					mtlr	l1	l2
	IWA					mtlr	l1	l2
	IWL							
	FPSB							
	ISB							
BPU	BE					bclr		
	MR							
	BW							
Notes					Integer instructions use slots that would have been stalls. Note that the branch is not dispatched any sooner, the integer stalls are simply used for useful work.			

Table I-6 shows how the stall shown in Table I-4 is avoided by scheduling integer instructions between the **bclr** and **mtlr** instructions.

Table I-6. Register Dependency Stalls for an Untaken Branch (mtlr -> bclr)

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	mtlr, l1, l2, bclr, seq. ins.						
	CARB	mtlr, l1, l2, bclr, seq. ins.						
	CACC		mtlr, l1, l2, bcl, seq. ins.					
Dispatch	IQ4			seq. ins.				
	IQ3			bclr	seq. ins.			
	IQ2			l2	bclr	seq. ins.		
	IQ1			l1	l2	bclr		
	IQ0			mtlr	l1	l2	seq. ins.	
IU	ID			mtlr	l1	l2	seq. ins.	
	IE				mtlr	l1	l2	seq. ins.
	IC					mtlr	l1	l2
	IWA					mtlr	l1	l2
	IWL							
	FPSB							
	ISB							
BPU	BE					bclr		
	MR							
	BW							
Notes					Integer instructions use slots that would have been stalls. Note that the branch is not dispatched any sooner, the integer stalls are simply used for useful work.			

I.1.1.4 Stalls Caused when the Link Shadow Register Is Full

Nonconditional branches encounter dependencies when the link shadow register is full and a branch and link instruction needs to be dispatched. This occurs when either there is a long-latency instruction, such as a multiply or divide instruction, in the IU, or there is a string of

‘not-taken’ branch and link instructions separated by very few integer instructions. This is shown in Table I-7 and Table I-8.

In Table I-7, the link shadow register is filled because of a series of branch-and-link instructions. The third **bcl** instruction stalls in cycle 5 for one cycle because the link shadow registers were filled in the previous two cycles.

Table I-7. Series of Not-Taken Branch-and-Link Instructions that Cause the Link Shadow Registers to Fill

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	l1, bcl 1, bcl 2, bcl 3					Target bcl 3	
	CARB	l1, bcl 1, bcl 2, bcl 3					Target bcl 3	
	CACC		l1, bcl 1, bcl 2, bcl 3					Target bcl 3
Dispatch	IQ3			bcl 3				
	IQ2			bcl 2				
	IQ1			bcl 1	bcl 3			
	IQ0			l1	bcl 2	bcl 3	bcl 3	
IU	ID			l1				
	IE				l1, Tag bcl 1	Tag bcl 2		Tag bcl 3
	IC					l1, Tag bcl 1	Tag bcl 2	
	IWA					l1		
	IWL							
	FPSB							
	ISB							
BPU	BE			bcl 1	bcl 2		bcl 3	
	MR							
	BW				bcl 1	bcl 1, bcl 2	bcl 2	bcl 3
Notes				First link shadow register used	Second link shadow register used	bcl 3 stalls for lack of a link shadow register LR is updated for bcl 1	Link shadow for bcl 3 is now available	

Table I-8 shows a stall that occurs when the link shadow register is filled because of multicycle integer instructions

Table I-8. Long-Latency Integer Instruction Followed by Branch and Link Instructions that Cause the Link Shadow Registers to Fill

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	mul , bl ,		l1 , bl		l2 , bl		
	CARB	mul , bl ,		l1 , bl		l2 , bl		
	CACC		mul , bl		l1 , bl		l2 , bl	
Dispatch	IQ1			bl		bl		bl
	IQ0			mul		l1		l2
IU	ID			mul		l1	l1 , Tagbl	l1 , Tagbl
	IE				mul , Tagbl	mul , Tagbl	mul , Tagbl	mul , Tagbl
	IC							
	IWA							
	IWL							
	FPSB							
	ISB							
BPU	BE			bl		bl		
	MR							
	BW							
Notes				First link shadow used		Second link shadow used		Branch in Q1 stalls because there are no free link shadow registers

Table I-8. Long-Latency Integer Instruction Followed by Branch and Link Instructions that Fill the Link Shadow Registers (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	8	9	10	11	12
Memory	FA			target		
	CARB			target		
	CACC				target	
Dispatch	IQ1	bl	bl			
	IQ0	I2	I2	bl		target
IU	ID	I1, Tag bl	I2			target
	IE	muls , Tag bl	I1, Tag bl	I2	Tag bl	
	IC		muls , Tag bl	I1, Tag bl	I2	Tag bl
	IWA		muls	I1	I2	
	IWL					
	FPSB					
	ISB					
BPU	BE			bl		bl
	MR					
	BW					
Notes			First bl completes; one link shadow becomes available	Second bl completes; third bl is executed		Third bl completes

I.1.1.5 Performance Considerations when an Instruction Cannot be Dispatched Out of Order—Link and Count Tag Dependencies

Branch-related stalls can occur when a branch or floating-point instruction cannot be dispatched out of-order. Such an instruction cannot be tagged to an integer instruction and is instead tagged to a bubble in the IU pipeline. These stalls are significant only if the dispatch of subsequent integer instructions is delayed. As described in Section 7.3.1.4.4, “Synchronization Tags for the Precise Exception Model,” there are three types of tags associated with branch instructions:

- Link tags—for instructions that update the LR
- Counter tags—for instructions that update the CTR
- Predicted branch tags—for unresolved conditional branches

The link and counter tags are used to synchronize the IW and BW stages and therefore

remain in the IU pipeline through the IW stage. These tags can be carried with an integer instruction or with a bubble in the integer pipeline, but only one tag of a given type can reside in a stage. Thus consecutive branch instructions that generate the same type of tag require a bubble in the integer pipeline to propagate the tag for the second instruction.

Table I-9 shows a scenario where multiple branch tags create a bubble in the IU pipeline. In this example, the **bl** instruction takes the link tag in the I3 instruction. Since the tag is occupied, the subsequent **bcl** instruction cannot tag to I3 and a bubble must be created (cycle 5) to provide a link tag for the **bcl** instruction.

Table I-9. Multiple Branch Tags Causing a Bubble in the Integer Pipeline

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	I1, I2, I3, bl		bcl , I4				
	CARB	I1, I2, I3, bl		bcl , I4				
	CACC		I1, I2, I3, bl		bcl , I4			
Dispatch	IQ3			bl				
	IQ2			I3		I4		
	IQ1			I2	I3, Tag bl	bcl	I4	
	IQ0			I1	I2	I3, Tag bl	Tag bcl	I4
IU	ID			I1	I2	I3, Tag bl	Tag bcl	I4
	IE				I1	I2	I3, Tag bl	Tag bcl
	IC					I1	I2	I3, Tag bl
	IWA					I1	I2	I3
	IWL							
	FPSB							
	ISB							
BPU	BE			bl		bcl		
	MR							
	BW				bl	bl	bl, bcl	bl, bcl
Notes				bl creates a link tag that is appended to I3		bcl cannot be tagged to I3 because it already has a link tag	The tag for bcl uses the ID stage in this cycle so I4 cannot be dispatched	

I.1.1.6 Conditional Branch Timing

The first set of tables in this section show timing when compare instructions are followed by dependent conditional branch instructions. There are separate tables for each of the four basic scenarios for the compare-branch instruction pair:

- Predict taken correctly
- Predict taken incorrectly
- Predict not-taken correctly
- Predict not-taken incorrectly

Within the following tables, sn is the n^{th} sequential instruction behind a branch, while tn is the n^{th} target instruction behind a branch.

Several code sequences are included to show the behavior of conditional branches in the 601 pipeline. Typically, each code sequence is followed by multiple tables, each of which shows a different branch processing scenario (e.g., taken/not-taken).

The first code sequence is a conditional instruction sequence (conditional move). In this code segment, whether an instruction occurs depends on the results of some other operation.

I.1.1.6.1 Conditional Operations—Case 1

The examples in this section illustrate the following code sequence:

```
start: cmp cr3 = r1, r3
      bc lab, cr3
      mtspr spr=r1
lab:   stw mem(r5, 8)=r1
```

There are four possible timings for this sequence, depending on whether the branch is taken and on whether the prediction is correct.

Table I-10 shows the timing for the code sequence when the branch is taken and is predicted successfully.

Table I-10. Conditional Operation (Case 1)—Predict Taken Correctly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	cmp, bc, mtspr, stw		stw				
	CARB	cmp, bc, mtspr, stw		stw			stw	
	CACC		cmp, bc, mtspr, stw		stw			stw
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw			
	IQ0			cmp	mtspr	stw		
IU	ID			cmp	mtspr	stw		
	IE				cmp, Tagpbr		stw	
	IC					cmp		stw
	IWA					cmp		
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc			
	BW							
Notes				bc predicted (cannot be resolved)	cmp results forwarded to MR[bc]; prediction confirmed			

Table I-11 shows the timing for the code sequence when the branch is not taken and is predicted unsuccessfully.

Table I-11. Conditional Operation (Case 1)—Predict Taken Incorrectly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	cmp, bc, mtspr, stw		stw				
	CARB	cmp, bc, mtspr, stw		stw			stw	
	CACC		cmp, bc, mtspr, stw		stw			stw
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw			
	IQ0			cmp	mtspr	stw		
IU	ID			cmp	mtspr	stw		
	IE				cmp, Tagpbr	mtspr	stw	
	IC					cmp	mtspr	stw
	IWA					cmp	mtspr	
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc			
	BW							
Notes				bc predicted (cannot be resolved)	cmp results forwarded to MR[bc]; fetcher recovers from misprediction.			

Table I-12 shows the timing for the code sequence when the branch is not taken and is predicted successfully.

Table I-12. Conditional Operation (Case 1)—Predict Not-Taken Correctly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	cmp, bc, mtspr, stw						
	CARB	cmp, bc, mtspr, stw					stw	
	CACC		cmp, bc, mtspr, stw					stw
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw			
	IQ0			cmp	mtspr	stw		
IU	ID			cmp	mtspr	stw		
	IE				cmp, Tagpbr	mtspr	stw	
	IC					cmp	mtspr	stw
	IWA					cmp	mtspr	
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc			
	BW							
Notes				bc predicted (cannot be resolved)	cmp results forwarded to MR[bc]; prediction confirmed.			

Table I-13 shows the timing for the code sequence when the branch is taken and is predicted unsuccessfully.

Table I-13. Conditional Operation (Case 1)—Predict Not-Taken Incorrectly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	cmp, bc, mtspr, stw			stw			
	CARB	cmp, bc, mtspr, stw						stw
	CACC		cmp, bc, mtspr, stw			stw		
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw			
	IQ0			cmp	mtspr		stw	
IU	ID			cmp	mtspr		stw	
	IE				cmp, Tagpbr			stw
	IC					cmp		
	IWA					cmp		
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc			
	BW							
Notes				bc predicted (cannot be resolved)	cmp results forwarded to MR[bc]; fetcher recovers from misprediction.			

I.1.1.6.2 Conditional Operations—Case 2

The next four examples illustrate the following code sequence:

```
start: add. r1=r1+r3
        bc lab, cr0
        mtspr spr=r1
lab:    stw mem(r5,8)=r1
```

There are four possible timings for this sequence, depending on whether the branch is taken and on whether it was predicted correctly.

Table I-14 shows the timing for the code sequence when the branch is taken and is predicted successfully.

Table I-14. Conditional Operation (Case 2)—Predict Taken Correctly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	add., bc, mtspr, stw		st				
	CARB	add., bc, mtspr, stw		st			stw	
	CACC		add., bc, mtspr, stw		st			stw
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw			
	IQ0			add.	mtspr	stw		
IU	ID			add.	mtspr	stw		
	IE				add., Tagpbr	Tagpbr	stw	
	IC					add.		stw
	IWA					add.		
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc		
	BW							
Notes				bc predicted (cannot be resolved)		Prediction confirmed		

Table I-15 shows the timing for the code sequence when the branch is not taken and is predicted unsuccessfully.

Table I-15. Conditional Operation (Case 2)—Predict Taken Incorrectly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	add., bc, mtspr, stw		st		mtspr, stw		
	CARB	add., bc, mtspr, stw		st		mtspr, stw		
	CACC		add., bc, mtspr, stw		st		mtspr, stw	
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw			stw
	IQ0			add.	mtspr	stw		mtspr
IU	ID			add.	mtspr	stw		mtspr
	IE				add., Tagpbr	Tagpbr		
	IC					add.		
	IWA					add.		
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc			
	BW							
Notes				bc predicted (cannot be resolved)		Fetcher recovers from misprediction.		

Table I-16 shows the timing for the code sequence when the branch is not taken and is predicted successfully.

Table I-16. Conditional Operation (Case 2)—Predict Not-Taken Correctly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	add., bc, mtspr, stw						
	CARB	add., bc, mtspr, stw						stw
	CACC		add., bc, mtspr, stw					
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw	stw		
	IQ0			add.	mtspr	mtspr	stw	
IU	ID			add.	mtspr	mtspr	stw	
	IE				add., Tagpbr	Tagpbr	mtspr	stw
	IC					add.		mtspr
	IWA					add.		mtspr
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc		
	BW							
Notes				bc predicted (cannot be resolved)		Prediction confirmed		

Table I-17 shows the timing for the code sequence when the branch is taken but is predicted unsuccessfully.

Table I-17. Conditional Operation (Case 2)—Predict Not-Taken Incorrectly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	add., bc, mtspr, stw				stw		
	CARB	add., bc, mtspr, stw				stw		
	CACC		add., bc, mtspr, stw				stw	
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw	stw		
	IQ0			add.	mtspr	mtspr		stw
IU	ID			add.	mtspr	mtspr		stw
	IE				add., Tagpbr	Tagpbr		
	IC					add.		
	IWA					add.		
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc		
	BW							
Notes				bc predicted (cannot be resolved)		Fetcher recovers from misprediction.		

I.1.1.6.3 Conditional Operations—Case 3

The examples in this section illustrate the following code sequence:

```

start: mull. r1=r1*r3
        bc lab, cr0
        mtspr spr=r1
lab:    stw mem(r5,8)=r1

```

There are four possible timings for this sequence, depending on whether the branch is taken and on whether it is predicted correctly.

Table I-18 shows the timing for the code sequence when the branch is taken and is predicted successfully.

Table I-18. Conditional Operation (Case 3)—Predict Taken Correctly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5-8	9	10
Memory	FA	mull., bc, mtspr, stw		stw				
	CARB	mull., bc, mtspr, stw		stw				stw
	CACC		mull., bc, mtspr, stw		stw			
Dispatch	IQ7							
	IQ6							
	IQ5							
	IQ4							
	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw			
	IQ0			mull.	mtspr	stw	stw	
IU	ID			mull.	mtspr	stw	stw	
	IE				mull., Tagpbr	mull., Tagpbr	Tagpbr	stw
	IC						mull.	
	IWA						mull.	
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc	bc	
	BW							
Notes				bc predicted (cannot be resolved)			Prediction confirmed	

Table I-19 shows the timing for the code sequence when the branch is not taken and is predicted unsuccessfully.

Table I-19. Conditional Operation (Case 3)—Predict Taken Incorrectly

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5-8	9
Memory	FA	mull., bc, mtspr, stw		st			mtspr, stw
	CARB	mull., bc, mtspr, stw		st			mtspr, stw
	CACC		mull., bc, mtspr, stw		st		
Dispatch	IQ3			stw			
	IQ2			mtspr			
	IQ1			bc	stw		
	IQ0			mull.	mtspr	stw	stw
IU	ID			mull.	mtspr	stw	stw
	IE				mull., Tagpbr	mull., Tagpbr	Tagpbr
	IC						mull.
	IWA						mull.
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
Notes				bc predicted (cannot be resolved)		Fetcher recovers from misprediction.	Fetcher recovers from misprediction.

Table I-19. Conditional Operation (Case 3)—Predict Taken Incorrectly (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	10	11	12	13	14
Memory	FA					
	CARB				stw	
	CACC	mtspr, stw				stw
Dispatch	IQ3					
	IQ2					
	IQ1		stw			
	IQ0		mtspr	stw		
IU	ID		mtspr	stw		
	IE			mtspr	stw	
	IC				mtspr	stw
	IWA				mtspr	
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR					
	BW					
Notes						

Table I-20 shows the timing for the code sequence when the branch is not taken and is predicted successfully.

Table I-20. Conditional Operation (Case 3)—Predict Not-Taken Correctly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5-8	9	10
Memory	FA	mull., bc, mtspr, stw						
	CARB	mull., bc, mtspr, stw						
	CACC		mull., bc, mtspr, stw					
Dispatch	IQ7							
	IQ6							
	IQ5							
	IQ4							
	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw	stw	stw	
	IQ0			mull.	mtspr	mtspr	mtspr	stw
IU	ID			mull.	mtspr	mtspr	mtspr	stw
	IE				mull., Tagpbr	mull., Tagpbr	Tagpbr	mtspr
	IC						mull.	
	IWA						mull.	
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc	bc	
	BW							
Notes				bc predicted (cannot be resolved)			Prediction confirmed	

Table I-21 shows the timing for the code sequence when the branch is not taken and is predicted unsuccessfully.

Table I-21. Conditional Operation (Case 3)—Predict Not-Taken Incorrectly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5-8	9	10
Memory	FA	mull., bc, mtspr, stw					stw	
	CARB	mull., bc, mtspr, stw					stw	
	CACC		mull., bc, mtspr, stw					stw
Dispatch	IQ3			stw				
	IQ2			mtspr				
	IQ1			bc	stw	stw	stw	
	IQ0			mull.	mtspr	mtspr	mtspr	
IU	ID			mull.	mtspr	mtspr	mtspr	
	IE				mull., Tagpbr	mull., Tagpbr	Tagpbr	
	IC						mull.	
	IWA						mull.	
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc	bc	
	BW							
Notes				bc predicted (cannot be resolved)			Fetcher recovers from misprediction.	

**Table I-21. Conditional Operation Case 3—
Predict Not-Taken Incorrectly (Continued)**

Pipeline Stage		Cycle Number		
Unit	Stage	11	12	13
Memory	FA			
	CARB		stw	
	CACC			stw
Dispatch	IQ0	stw		
IU	ID	stw		
	IE		stw	
	IC			stw
	IWA			
	IWL			
	FPSB			
	ISB			
BPU	BE			
	MR			
	BW			
Notes				

I.1.1.6.4 Conditional Operations—Case 4

The next four examples illustrate the following code sequence:

```
start: fmadd. f1=(f0*f1)+f3
        bc lab, cr1
        fmr f4=f1
lab:    stfd mem(r5,8)=f1
```

There are four possible timings for this sequence, depending on whether the branch is taken and on whether it was predicted correctly.

Table I-22 shows the timing for the code sequence when the branch is taken and is predicted successfully.

Table I-22. Conditional Operation (Case 4)—Predict Taken Correctly

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	fmadd., bc, fmr, stfd		stfd				
	CARB	fmadd., bc, fmr, stfd		stfd				
	CACC		fmadd., bc, fmr, stfd		stfd			
Dispatch	IQ3			stfd				
	IQ2			fmr				
	IQ1			bc	stfd			
	IQ0			fmadd.	fmr	stfd	stfd	stfd, Tagstfd
IU	ID					stfd	stfd	stfd, Tagstfd
	IE				Tagpbr, Tag fmadd	Tagpbr	Tagpbr	Tagpbr
	IC					Tag fmadd	Tag fmadd	Tag fmadd
	IWA							
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc	bc	bc
	BW							
FPU	F1					fmr		
	FD				fmadd.	fmadd.		stfd
	FPM					fmadd.	fmadd.	
	FPA						fmadd.	fmadd.
	FWA							
	FWL							
Notes				bc predicted (cannot be resolved)		F1 is full, so stfd cannot dispatch		

Table I-22. Conditional Operation (Case 4)—Predict Taken Correctly (Continued)

Pipeline Stage		Cycle Number						
Unit	Stage	8	9	10	11	12	13	14
Memory	FA							
	CARB						stfd	
	CACC							stfd
Dispatch	IQ3							
	IQ2							
	IQ1							
	IQ0	stfd, Tagstfd	stfd, Tagstfd	stfd, Tagstfd				
IU	ID	stfd, Tagstfd	stfd, Tagstfd	stfd, Tagstfd				
	IE	Tagpbr	Tagpbr		stfd, Tagstfd			
	IC	Tagfmadd				stfd, Tagstfd		
	IWA							
	IWL							
	FPSB					stfd	stfd	stfd
	ISB							
BPU	BE							
	MR	bc	bc					
	BW							
FPU	F1							
	FD	stfd	stfd					
	FPM			stfd				
	FPA				stfd			
	FWA	fmadd.				stfd	stfd	
	FWL							
Notes		stfd is stalled due to the dependency on the fmadd.	Branch prediction confirmed.					

Table I-23 shows the timing for the code sequence when the branch is not taken and is predicted unsuccessfully.

Table I-23. Conditional Operation (Case 4)—Predict Taken Incorrectly

Pipeline Stage		Cycle Number					
Unit	stage	1	2	3	4	5	6
Memory	FA	fmadd., bc, fmr, stfd		stfd			
	CARB	fmadd., bc, fmr, stfd		stfd			
	CACC		fmadd., bc, fmr, stfd		stfd		
Dispatch	IQ3			stfd			
	IQ2			fmr			
	IQ1			bc	stfd		
	IQ0			fmadd.	fmr	stfd	stfd
IU	ID					stfd	stfd
	IE				Tagpbr, Tag fmadd	Tagpbr	Tagpbr
	IC					Tag fmadd	Tag fmadd
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1					fmr	
	FD				fmadd.	fmadd.	
	FPM					fmadd.	fmadd.
	FPA						fmadd.
	FWA						
	FWL						
Notes				bc predicted (cannot be resolved)		F! is full, so stfd cannot be dispatched.	

Table I-23. Conditional Operation (Case 4)—Predict Taken Incorrectly (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	7	8	9	10	11	12
Memory	FA			fmr, stfd			
	CARB			fmr, stfd			
	CACC				fmr, stfd		
Dispatch	IQ3						
	IQ2						
	IQ1					stfd	
	IQ0	stfd, Tagstfd	stfd, Tagstfd	stfd, Tagstfd		fmr	stfd
IU	ID	stfd, Tagstfd	stfd, Tagstfd	stfd, Tagstfd			stfd
	IE	Tagpbr	Tagpbr	Tagpbr			Tagfmr
	IC	Tagfmadd	Tagfmadd				
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR	bc	bc	bc			
	BW						
FPU	F1						
	FD	stfd	stfd	stfd			fmr
	FPM				stfd		
	FPA	fmadd.					
	FWA		fmadd.				
	FWL						
Notes			stfd is stalled due to the dependency on the fmadd .	BPU recovers from mispredicted branch			

Table I-23. Conditional Operation (Case 4)—Predict Taken Incorrectly (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	13	14	15	16	17
Memory	FA					
	CARB				stfd	
	CACC					stfd
Dispatch	IQ3					
	IQ2					
	IQ1					
	IQ0					
IU	ID					
	IE	stfd, Tagstfd				
	IC	Tagfmr	stfd, Tagstfd			
	IWA					
	IWL					
	FPSB		stfd	stfd	stfd	
	ISB					
BPU	BE					
	MR					
	BW					
FPU	F1					
	FD	stfd				
	FPM	fmr	stfd			
	FPA		fmr	stfd		
	FWA			fmr	stfd	
	FWL					
Notes						

Table I-24 shows the timing for the code sequence when the branch is not taken and is predicted successfully.

Table I-24. Conditional Operation (Case 4)—Predict Not-Taken Correctly

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	fmadd., bc, fmr, stfd					
	CARB	fmadd., bc, fmr, stfd					
	CACC		fmadd., bc, fmr, stfd				
Dispatch	IQ3			stfd			
	IQ2			fmr			
	IQ1			bc	stfd		
	IQ0			fmadd.	fmr	stfd	stfd
IU	ID					Tag fmr	Tag fmr
	IE				Tag pbr, Tagfmadd	Tag pbr	Tag pbr
	IC					Tag fmadd	Tag fmadd
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1					fmr	
	FD				fmadd.	fmadd.	fmr
	FPM					fmadd.	fmadd.
	FPA						fmadd.
	FWA						
	FWL						
Notes				bc predicted (cannot be resolved)		F1 is full, so stfd cannot be dispatched.	

**Table I-24. Conditional Operation (Case 4)—Predict Not-Taken Correctly
(Continued)**

Pipeline Stage		Cycle Number					
Unit	Stage	7	8	9	10	11	12
Memory	FA						
	CARB						
	CACC						
Dispatch	IQ3						
	IQ2						
	IQ1						
	IQ0	stfd, Tagstfd	stfd, Tagstfd	stfd, Tagstfd	stfd, Tagstfd		
IU	ID	Tagfmr	Tagfmr	Tagfmr	Tagfmr	stfd, Tagstfd	
	IE	Tagpbr	Tagpbr	Tagpbr		Tagfmr	stfd, Tagstfd
	IC	Tagfmadd	Tagfmadd				Tagfmr
	IWA						
	IWL						
	FPSB						stfd
	ISB						
BPU	BE						
	MR	bc	bc	bc			
	BW						
FPU	F1						
	FD	stfd	stfd	stfd	stfd	stfd	stfd
	FPM	fmr					
	FPA	fmadd.	fmr				
	FWA		fmadd.	fmr	fmr	fmr	fmr
	FWL						
Notes		stfd stalls due to a RAW dependency on fmadd.		Branch prediction is confirmed.	fmr cannot leave FW until its tag completes.		

Table I-24. Conditional Operation (Case 4)—Predict Not-Taken Correctly (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	13	14	15	16	17
Memory	FA					
	CARB					stfd
	CACC					
Dispatch	IQ3					
	IQ2					
	IQ1					
	IQ0					
IU	ID					
	IE					
	IC	stfd, Tagstfd				
	IWA					
	IWL					
	FPSB	stfd	stfd	stfd	stfd	stfd
	ISB					
BPU	BE					
	MR					
	BW					
FPU	F1					
	FD	stfd				
	FPM		stfd			
	FPA			stfd		
	FWA	fmr			stfd	
	FWL					
Notes						

Table I-25 shows the timing for the code sequence when the branch is not taken and is predicted unsuccessfully.

Table I-25. Conditional Operation (Case 4)—Predict Not-Taken Incorrectly

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	fmadd. , bc , fmr , stfd					
	CARB	fmadd. , bc , fmr , stfd					
	CACC		fmadd. , bc , fmr , stfd				
Dispatch	IQ3			stfd			
	IQ2			fmr			
	IQ1			bc	stfd		
	IQ0			fmadd.	fmr	stfd	stfd
IU	ID					Tag fmr	Tag fmr
	IE				Tag pbr , Tag fmadd	Tag pbr	Tag pbr
	IC					Tag fmadd	Tag fmadd
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1					fmr	
	FD				fmadd.	fmadd.	fmr
	FPM					fmadd.	fmadd.
	FPA						fmadd.
	FWA						
	FWL						
Notes				bc predicted (cannot be resolved)		F1 is full, so stfd cannot be dispatched.	

**Table I-25. Conditional Operation (Case 4)—Predict Not-Taken Incorrectly
(Continued)**

Pipeline Stage		Cycle Number					
Unit	Stage	7	8	9	10	11	12
Memory	FA			stfd			
	CARB			stfd			
	CACC				stfd		
Dispatch	IQ3						
	IQ2						
	IQ2						
	IQ0	stfd, Tagstfd	stfd, Tagstfd	stfd, Tagstfd		stfd	
IU	ID	Tagfmr	Tagfmr	Tagfmr		stfd	
	IE	Tagpbr	Tagpbr	Tagpbr			stfd, Tagstfd
	IC	Tagfmadd	Tagfmadd				
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR	bc	bc	bc			
	BW						
FPU	F1						
	FD	stfd	stfd	stfd	stfd		stfd
	FPM	fmr					
	FPA	fmadd.	fmr				
	FWA		fmadd.	fmr	fmr		
	FWL						
Notes		stfd stalls due to a RAW dependency on the fmadd.		BPU recovers from mispredicted branch.			

Table I-25. Conditional Operation (Case 4)—Predict Not-Taken Incorrectly (Continued)

Pipeline Stage		Cycle Number			
Unit	Stage	13	14	15	16
Memory	FA				
	CARB			stfd	
	CACC				stfd
Dispatch	IQ3				
	IQ2				
	IQ1				
	IQ0				
IU	ID				
	IE				
	IC	stfd, Tagstfd			
	IWA				
	IWL				
	FPSB	stfd	stfd	stfd	
	ISB				
BPU	BE				
	MR				
	BW				
FPU	F1				
	FD				
	FPM	stfd			
	FPA		stfd		
	FWA			stfd	
	FWL				
Notes					

I.1.1.6.5 Conditional Operations—Case 5

The next four examples illustrate the following code sequence. There are four possible timings for this sequence, depending on whether the branch is taken and on whether the prediction is correct.

```
start: fmadds. f1=(f0*f1)+f3
      bc lab, cr1
```

fmr f4=f1

lab: stfd mem(r5,8)=f1

Table I-26 shows the timing for the code sequence when the branch is taken and is predicted successfully.

Table I-26. Conditional Operation (Case 5)—Predict Taken Correctly

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	fmadds., bc, fmr, stfs		stfs			
	CARB	fmadds., bc, fmr, stfs		stfs			
	CACC		fmadds., bc, fmr, stfs		stfs		
Dispatch	IQ3			stfs			
	IQ2			fmr			
	IQ1			bc	stfs		
	IQ0			fmadds.	fmr	stfs	stfs, Tagstfs
IU	ID					stfs	stfs, Tagstfs
	IE				Tagpbr, Tag fmadds	Tagpbr	Tagpbr
	IC					Tag fmadds	Tag fmadds
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1						
	FD				fmadds.	fmr	stfs
	FPM					fmadds.	
	FPA						fmadds.
	FWA						
	FWL						
Notes				bc predicted (cannot be resolved)			

Table I-26. Conditional Operation (Case 5)—Predict Taken Correctly (Continued)

Pipeline Stage		Cycle Number						
Unit	Stage	7	8	9	10	11	12	13
Memory	FA							
	CARB						stfs	
	CACC							stfs
Dispatch	IQ3							
	IQ2							
	IQ1							
	IQ0	stfs, Tagstfs	stfs, Tagstfs	stfs, Tagstfs				
IU	ID	stfs, Tagstfs	stfs, Tagstfs	stfs, Tagstfs				
	IE	Tagpbr	Tagpbr		stfs, Tagstfs			
	IC	Tagfmadds				stfs, Tagstfs		
	IWA							
	IWL							
	FPSB					stfs	stfs	
	ISB							
BPU	BE							
	MR	bc	bc					
	BW							
FPU	F1							
	FD	stfs	stfs					
	FPM			stfs				
	FPA				stfs			
	FWA	fmadds.				stfs		
	FWL							
Notes		stfs stalls if FD because of the RAW hazard with the fmadds.	Branch prediction confirmed.					

Table I-27 shows the timing for the code sequence when the branch is taken and is predicted unsuccessfully.

Table I-27. Conditional Operation (Case 5)—Predict Taken Incorrectly

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	fmadds., bc, fmr, stfs		stfs			
	CARB	fmadds., bc, fmr, stfs		stfs			
	CACC		fmadds., bc, fmr, stfs		stfs		
Dispatch	IQ3			stfs			
	IQ2			fmr			
	IQ1			bc	stfs		
	IQ0			fmadds.	fmr	stfs	stfs, Tagstfs
IU	ID					stfs	stfs, Tagstfs
	IE				Tagpbr, Tagfmadds	Tagpbr	Tagpbr
	IC					Tagfmadds	Tagfmadds
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1						
	FD				fmadds.	fmr	stfs
	FPM					fmadds.	
	FPA						fmadds.
	FWA						
	FWL						
Notes				bc predicted (cannot be resolved)			

Table I-27. Conditional Operation Case 5—Predict Taken Incorrectly (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	7	8	9	10	11	12
Memory	FA		fmr, stfs				
	CARB		fmr, stfs				
	CACC			fmr, stfs			
Dispatch	IQ3						
	IQ2						
	IQ1				stfs		
	IQ0	stfs, Tagstfs	stfs, Tagstfs		fmr	stfs	
IU	ID	stfs, Tagstfs	stfs, Tagstfs			stfs	
	IE	Tagpbr	Tagpbr			Tagfmr	stfs, Tagstfs
	IC	Tagfmadds					Tagfmr
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR	bc	bc				
	BW						
FPU	F1						
	FD	stfs	stfs			fmr	stfs
	FPM			stfs			fmr
	FPA						
	FWA	fmadds.					
	FWL						
Notes		stfs stalls if FD because of the RAW hazard with the fmadds.	BPU recovers from branch misprediction.				

Table I-27. Conditional Operation Case 5—Predict Taken Incorrectly (Continued)

Pipeline Stage		Cycle Number			
Unit	Stage	13	14	15	16
Memory	FA				
	CARB			stfs	
	CACC				stfs
Dispatch	IQ3				
	IQ2				
	IQ1				
	IQ0				
IU	ID				
	IE				
	IC	stfs, Tagstfs			
	IWA				
	IWL				
	FPSB	stfs	stfs	stfs	
	ISB				
BPU	BE				
	MR				
	BW				
FPU	F1				
	FD				
	FPM	stfs			
	FPA	fmr	stfs		
	FWA		fmr	stfs	
	FWL				
Notes					

Table I-28 shows the timing for the code sequence when the branch is not taken and is predicted successfully.

Table I-28. Conditional Operation (Case 5)—Predict Not-Taken Correctly

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA	fmadds., bc, fmr, stfs		stfs		
	CARB	fmadds., bc, fmr, stfs		stfs		
	CACC		fmadds., bc, fmr, stfs		stfs	
Dispatch	IQ3			stfs		
	IQ2			fmr		
	IQ1			bc	stfs	
	IQ0			fmadds.	fmr	stfs
IU	ID					Tag fmr
	IE				Tag pbr , Tag fmadds	Tag pbr
	IC					Tag fmadds
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE			bc		
	MR			bc	bc	bc
	BW					
FPU	F1					
	FD				fmadds.	fmr
	FPM					fmadds.
	FPA					
	FWA					
	FWL					
Notes				bc predicted (cannot be resolved)		

**Table I-28. Conditional Operation (Case 5)—Predict Not-Taken Correctly
(Continued)**

Pipeline Stage		Cycle Number					
Unit	Stage	6	7	8	9	10	11
Memory	FA						
	CARB						
	CACC						
Dispatch	IQ3						
	IQ2						
	IQ1						
	IQ0	stfs, Tagstfs	stfs, Tagstfs	stfs, Tagstfs	stfs, Tagstfs		
IU	ID	Tagfmr	Tagfmr	Tagfmr	Tagfmr	stfs, Tagstfs	
	IE	Tagpbr	Tagpbr	Tagpbr		Tagfmr	stfs, Tagstfs
	IC	Tagfmadds	Tagfmadds				Tagfmr
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR	bc	bc	bc			
	BW						
FPU	F1						
	FD	stfs	stfs	stfs	stfs	stfs	stfs
	FPM	fmr					
	FPA	fmadds.	fmr				
	FWA		fmadds.	fmr	fmr	fmr	fmr
	FWL						
Notes			stfs stalls if FD because of the RAW dependency with the fmadds.	The branch prediction is confirmed	fmr cannot leave FW until its tag completes		

**Table I-28. Conditional Operation (Case 5)—Predict Not-Taken Correctly
(Continued)**

Pipeline Stage		Cycle Number				
Unit	Stage	12	13	14	15	16
Memory	FA					
	CARB				stfs	
	CACC					stfs
Dispatch	IQ3					
	IQ2					
	IQ1					
	IQ0					
IU	ID					
	IE					
	IC					
	IWA					
	IWL					
	FPSB	stfs	stfs	stfs	stfs	stfs
	ISB					
BPU	BE					
	MR					
	BW					
FPU	F1					
	FD	stfs				
	FPM		stfs			
	FPA			stfs		
	FWA	fmr			stfs	
	FWL					
Notes						

Table I-29 shows the timing for the code sequence when the branch is taken and is predicted unsuccessfully.

Table I-29. Conditional Operation (Case 5)—Predict Not-Taken Incorrectly

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	fmadds., bc, fmr, stfs		stfs			
	CARB	fmadds., bc, fmr, stfs		stfs			
	CACC		fmadds., bc, fmr, stfs		stfs		
Dispatch	IQ3			stfs			
	IQ2			fmr			
	IQ1			bc	stfs		
	IQ0			fmadds.	fmr	stfs, Tagstfs	stfs
IU	ID					Tagfmr	Tagfmr
	IE				Tagpbr, Tagfmadds	Tagpbr	Tagpbr
	IC					Tagfmadds	Tagfmadds
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1						
	FD				fmadds.	fmr	stfs
	FPM					fmadds.	fmr
	FPA						fmadds.
	FWA						
	FWL						
Notes				bc predicted (cannot be resolved)			

**Table I-29. Conditional Operation (Case 5)—Predict Not-Taken Incorrectly
(Continued)**

Pipeline Stage		Cycle Number								
Unit	Stage	7	8	9	10	11	12	13	14	15
Memory	FA		stfs							
	CARB		stfs						stfs	
	CACC			stfs						stfs
Dispatch	IQ3									
	IQ2									
	IQ1									
	IQ0	stfs, Tagstfs	stfs, Tagstfs		stfs					
IU	ID	Tagfmr	Tagfmr		stfs					
	IE	Tagpbr	Tagpbr			stfs, Tagstfs				
	IC	Tagfmadds					stfs, Tagstfs			
	IWA									
	IWL									
	FPSB						stfs	stfs	stfs	
	ISB									
BPU	BE									
	MR	bc	bc							
	BW									
FPU	F1									
	FD	stfs	stfs	stfs		stfs				
	FPM						stfs			
	FPA	fmr						stfs		
	FWA	fmadds.	fmr	fmr					stfs	
	FWL									
Notes		stfs stalls if FD because of the RAW dependency with the fmadds.	BPU recovers from incorrect prediction.							

I.1.1.7 Conditional Loop Closure Examples

The examples in this section show the timings for code sequences that perform conditional loop closure. In the tables illustrating this type of code, the loop is run until the pipeline behavior stabilizes, at which point the loop is exited. These examples show the behavior of the pipeline in three different conditions—loop start-up, stable looping code, and loop completion.

I.1.1.7.1 Conditional Loop Closure—Case 1

The tables in this section show the timings for the following code sequence:

```
start: add r1=r1+r3
        cmp cr3=r1,r4
        bc start, cr3
exit:   add r1=r4,r3
```

Table I-30 shows the timing when the conditional branch is predicted as taken. Note that in this example, (op), which begin appearing in clock cycle 10, are the instructions along sequential path beyond the second add (**add2**) instruction. These instructions are shown here because the sequential path is executed.

Table I-30. Conditional Loop Closure (Case 1)—Predict Taken

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	start:0		start:1			start:2	
	CARB	add1, cmp, bc,add2		add1, cmp, bc,add2			add1, cmp, bc,add2	
	CACC		add1, cmp, bc,add2		add1, cmp, bc,add2			add1, cmp, bc,add2
Dispatch	IQ3			add2		add2		
	IQ2			bc		bc	add2	
	IQ1			cmp	add2	cmp	bc	
	IQ0			add1	cmp, Tagpbr	add1	cmp	add2
IU	ID			add1	cmp, Tagpbr	add1	cmp	add2
	IE				add1	cmp, Tagpbr	add1	cmp, Tagpbr
	IC					add1	cmp	add1
	IWA					add1	cmp	add1
	IWL							
	FPSB							
	ISB							
BPU	BE			bc			bc	
	MR			bc	bc	bc	bc	bc
	BW							
Notes				bc predicted taken.		cmp result is forwarded to MR; bc resolved: predicted correctly; bc in IQ2 stalls because MR is busy.	bc predicted taken.	cmp result is forwarded to MR; bc resolved: predicted correctly.

Table I-30. Conditional Loop Closure (Case 1)—Predict Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	8	9	10	11	12	13
Memory	FA	start:3	Exit+5(*4)	Exit+6(*4)	start:4	Exit+8(*4)	
	CARB	add1,cmp, bc,add2	Exit+5(*4)	Exit+6(*4)	add1,cmp, bc,add2	Exit+8(*4)	
	CACC		add1,cmp, bc,add2	Exit+5(*4)	Exit+6(*4)	add1,cmp, bc,add2	Exit+8(*4)
Dispatch	IQ7			(op)	(op)	(op)	
	IQ6			(op)	(op)	(op)	(op)
	IQ5			(op)	(op)	(op)	(op)
	IQ4			(op)	(op)	(op)	(op)
	IQ3	add2		add2	(op)	(op)	(op)
	IQ2	bc		bc	add2	(op)	(op)
	IQ1	cmp	add2	cmp	bc	(op)	(op)
	IQ0	add1	cmp, Tagpbr	add1	cmp	add2	(op)
IU	ID	add1	cmp, Tagpbr	add1	cmp	add2	(op)
	IE		add1	cmp, Tagpbr	add1	cmp, Tagpbr	add2
	IC	cmp			cmp		cmp
	IWA	cmp			cmp		cmp
	IWL						
	FPSB						
	ISB						
BPU	BE	bc			bc		
	MR	bc	bc	bc	bc		
	BW						
Notes		bc predicted taken.	State in this cycle is the same as the state in cycle 4. (2.5 cycle/loop)	cmp result is forwarded to MR; bc resolved: predicted correctly; bc in IQ2 stalls because MR is busy.	bc predicted taken.	cmp result is forwarded to MR; bc resolved: predicted incorrectly. Target instructions are not loaded into DS.	

Table I-31 shows the timing when the conditional branch is predicted as not-taken.

Table I-31. Conditional Loop Closure (Case 1)—Predict Not-Taken

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	start:0				start:1	
	CARB	add1,cmp, bc,add2				add1,cmp, bc,add2	
	CACC		add1,cmp, bc,add2				add1,cmp, bc,add2
Dispatch	IQ3			add2			
	IQ2			bc			
	IQ1			cmp	add2		
	IQ0			add1	cmp, Tagpbr	add2	
IU	ID			add1	cmp, Tagpbr	add2	
	IE				add1	cmp, Tagpbr	
	IC					add1	cmp
	IWA					add1	cmp
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	
	BW						
Notes				bc predicted not-taken.		cmp result is forwarded to MR; bc resolved: predicted incorrectly.	

**Table I-32. Conditional Loop Closure (Case 1)—Predict Not-Taken
(Continued)**

Pipeline Stage		Cycle Number			
Unit	Stage	7	8	9	10
Memory	FA			Exit+8(*4)	
	CARB			Exit+8(*4)	
	CACC				Exit+8(*4)
Dispatch	IQ7			(op)	
	IQ6			(op)	(op)
	IQ5			(op)	(op)
	IQ4			(op)	(op)
	IQ3	add2		(op)	(op)
	IQ2	bc		(op)	(op)
	IQ1	cmp	add2	(op)	(op)
	IQ0	add1	cmp, Tagpbr	add2	(op)
IU	ID	add1	cmp, Tagpbr	add2	(op)
	IE		add1	cmp, Tagpbr	add2
	IC			add1	cmp
	IWA			add1	cmp
	IWL				
	FPSB				
	ISB				
BPU	BE	bc			
	MR	bc	bc	bc	
	BW				
Notes		State in this cycle is the same as the state in cycle 3 (4 cycles/loop)		cmp result is forwarded to MR; bc resolved: predicted correctly.	

I.1.1.7.2 Conditional Loop Closure—Case 2

The tables in this section show the timings for the following code sequence:

```
start: mull r1=r1*r3
        cmp cr3=r1,r4
        bc start, cr3
exit:   mull r1=r1*r4
```

Table I-33 shows the timing when the conditional branch is predicted as taken.

Table I-33. Conditional Loop Closure (Case 2)—Predict Taken

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5-8	9
Memory	FA	start:0		start:1			
	CARB	mull1,cmp, bc,mull2		mull1,cmp, bc,mull2			
	CACC		mull1,cmp, bc,mull2		mull1,cmp, bc,mull2		
Dispatch	IQ3			mull2		mull2	mull2
	IQ2			bc		bc	bc
	IQ1			cmp	mull2	cmp	cmp
	IQ0			mull1	cmp, Tagpbr	mull1	mull1
IU	ID			mull1	cmp, Tagpbr	cmp, Tagpbr	mull1
	IE				mull1	mull1	cmp, Tagpbr
	IC						mull1
	IWA						mull1
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
Notes				bc predicted taken.			cmp result is forwarded to MR; bc resolved: predicted correctly; bc in IQ2 stalls because MR is busy.

Table I-33. Conditional Loop Closure (Case 2)—Predict Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	10	11	12-14	15	16	17
Memory	FA	start:2				start:3	
	CARB	mull1,cmp, bc,mull2				mull1,cmp, bc,mull2	
	CACC		mull1,cmp, bc,mull2				mull1,cmp, bc,mull2
Dispatch	IQ3			mull2	mull2		
	IQ2	mull2		bc	bc	mull2	
	IQ1	bc		cmp	cmp	bc	
	IQ0	cmp	mull2	mull1	mull1	cmp	mull2
IU	ID	cmp	cmp, Tagpbr	cmp, Tagpbr	mull1	cmp	cmp, Tagpbr
	IE	mull1	mull1	mull1	cmp, Tagpbr	mull1	mull1
	IC	cmp			mull1	cmp	
	IWA	cmp			mull1	cmp	
	IWL						
	FPSB						
	ISB						
BPU	BE	bc				bc	
	MR	bc	bc		bc	bc	bc
	BW						
Notes		bc predicted taken.		State in this cycle (14) is the same as the state in cycle 8. (6 cycles/ loop)	cmp result is forwarded to MR; bc resolved: predicted correctly; bc in IQ2 stalls because MR is busy.	bc predicted taken.	

Table I-33. Conditional Loop Closure (Case 2)—Predict Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	18-20	21	22	23	24-28	29
Memory	FA		Exit:				
	CARB		mull2				
	CACC			mull2			
Dispatch	IQ3	mull2	mull2				
	IQ2	bc	bc				
	IQ1	cmp	cmp				
	IQ0	mull1	mull1		mull2		
IU	ID	cmp, Tagpbr	mull1		mull2		
	IE	mull1	cmp, Tagpbr			mull2	
	IC		mull1	cmp			mull2
	IWA		mull1	cmp			mull2
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR		bc	bc			
	BW						
Notes		State in this cycle (14) is the same as the state in cycle 8. (6 cycles/loop)	cmp result is forwarded to MR; bc resolved: predicted incorrectly; instructions from start: three are purged and Exit: is fetched (FA).				

Table I-34 shows the timing when the conditional branch is predicted as not-taken.

Table I-34. Conditional Loop Closure (Case 2)—Predict Not-Taken

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5-8	9	10
Memory	FA	start:0					start:1	
	CARB	mull1, cmp, bc,mull2					mull1, cmp, bc,mull2	
	CACC		mull1, cmp, bc,mull2					mull1, cmp, bc,mull2
Dispatch	IQ3			mull2				
	IQ2			bc				
	IQ1			cmp	mull2			
	IQ0			mull1	cmp, Tagpbr	mull2	mull2	
IU	ID			mull1	cmp, Tagpbr	cmp, Tagpbr	mull2	
	IE				mull1	mull1	cmp, Tagpbr	
	IC						mull1	cmp
	IWA						mull1	cmp
	IWL							
	FPSB							
	ISB							
BPU	BE			bc				
	MR			bc	bc	bc	bc	
	BW							
Notes				bc predicted not-taken.			cmp result is forwarded to MR; bc resolved: predicted incorrectly; fetcher recovers from mis- predicted branch.	

Table I-34. Conditional Loop Closure (Case 2)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number						
Unit	Stage	11	12	13-16	17	18	19	20
Memory	FA				start:1			
	CARB				mull1, cmp, bc,mull2			
	CACC					mull1, cmp, bc,mull2		
Dispatch	IQ3	mull2					mull2	
	IQ2	bc					bc	
	IQ1	cmp	mull2				cmp	mull2
	IQ0	mull1	cmp, Tagpbr	mull2	mull2		mull1	cmp, Tagpbr
IU	ID	mull1	cmp, Tagpbr	cmp, Tagpbr	mull2		mull1	cmp, Tagpbr
	IE		mull1	mull1	cmp, Tagpbr			mull1
	IC				mull1	cmp		
	IWA				mull1	cmp		
	IWL							
	FPSB							
	ISB							
BPU	BE						bc	
	MR	bc	bc	bc	bc		bc	bc
	BW							
Notes		bc predicted not-taken	state in this cycle is the same as the state in cycle 4. (8 cycle/ loop)		cmp result is forwarded to MR; bc resolved: predicted incorrectly; fetcher recovers from mis- predicted branch.		bc predicted not-taken	

**Table I-34. Conditional Loop Closure (Case 2)—Predict Not-Taken
(Continued)**

Pipeline Stage		Cycle Number				
Unit	Stage	21	22	23	24-27	28
Memory	FA					
	CARB					
	CACC	mull2				
Dispatch	IQ3					
	IQ2					
	IQ1					
	IQ0	mull2	mull2			
IU	ID	cmp , Tagpbr	mull2			
	IE	mull1	cmp , Tagpbr	mull2	mull2	
	IC		mull1	cmp		mull2
	IWA		mull1	cmp		mull2
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR	bc	bc			
	BW					
Notes			cmp result is forwarded to MR; bc resolved: predicted correctly.			

I.1.1.7.3 Conditional Loop Closure—Case 3

The tables in this section show the timings for the following code sequence:

```
start: fmadd f1=(f2*f3)+f1
```

```
      fcmpu cr3=f1,f5
```

```
      bc start, cr3
```

```
exit:  fmadd f1=(f2*f4)+f1
```

Table I-35 shows the timing when the conditional branch is predicted as taken.

Table I-35. Conditional Loop Closure (Case 3)—Predict Taken

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA	start:0		start:1		
	CARB	fmadd1, fcmpu, bc, fmadd2		fmadd1, fcmpu, bc, fmadd2		
	CACC		fmadd1, fcmpu, bc, fmadd2		fmadd1, fcmpu, bc, fmadd2	
Dispatch	IQ3			fmadd2		fmadd2
	IQ2			bc		bc
	IQ1			fcmpu	fmadd2	fcmpu
	IQ0			fmadd1	fcmpu, Tagpbr	fmadd1
IU	ID					
	IE				Tagfmadd1	Tagfcmpu, Tagpbr
	IC					Tagfmadd1
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE			bc		
	MR			bc	bc	bc
	BW					
FPU	F1					fcmpu
	FD				fmadd1	fmadd1
	FPM					fmadd1
	FPA					
	FWA					
	FWL					
Notes				bc predicted taken.		bc stalls because MR is busy.

Table I-35. Conditional Loop Closure (Case 3)—Predict Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	6	7	8	9	10
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ3					
	IQ2	fmadd2	fmadd2	fmadd2	fmadd2	fmadd2
	IQ1	bc	bc	bc	bc	bc
	IQ0	fcmpu	fcmpu	fcmpu	fcmpu	fcmpu
IU	ID	Tag fmadd1	Tag fmadd1	Tag fmadd1	Tag fmadd1	Tag fmadd1
	IE	Tag pbr	Tag pbr	Tag pbr	Tag pbr	Tag pbr
	IC	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR	bc	bc	bc	bc	bc
	BW					
FPU	F1	fmadd1	fmadd1	fmadd1	fmadd1	
	FD	fcmpu	fcmpu	fcmpu	fcmpu	fmadd1
	FPM	fmadd1				fcmpu
	FPA	fmadd1	fmadd1			
	FWA		fmadd1	fmadd1		
	FWL					
Notes		Floating-point compare (IC) instructions synchronize between FW and IC. fcmpu in IQ0 stalls because F1 is busy.	fcmpu stalls in FD due to a data dependency.			

Table I-35. Conditional Loop Closure (Case 3)—Predict Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	11	12	13	14	15	16
Memory	FA				start:2		
	CARB				fmadd1, fcmpu, bc, fmadd2		
	CACC					fmadd1, fcmpu, bc, fmadd2	
Dispatch	IQ3						fmadd2
	IQ2	fmadd2	fmadd2	Tag fmadd2	Tag fmadd2		bc
	IQ1	bc	bc	bc	bc		fcmpu
	IQ0	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fmadd2	fmadd1
IU	ID	Tag fmadd1	Tag fmadd1	Tag fmadd1	Tag fcmpu	Tag fmadd2	
	IE	Tag pbr	Tag pbr	Tag pbr	Tag fmadd1	Tag fcmpu, Tag pbr	Tag pbr
	IC	Tag fcmpu	Tag fcmpu			Tag fmadd1	Tag fcmpu
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE				bc		
	MR	bc	bc	bc	bc	bc	bc
	BW						
FPU	F1	fcmpu		fmadd2	fmadd2	fmadd2	
	FD	fmadd1	fcmpu	fcmpu	fcmpu	fcmpu	fmadd2
	FPM	fmadd1	fmadd1				fcmpu
	FPA	fcmpu	fmadd1	fmadd1			
	FWA		fcmpu		fmadd1		
	FWL						
Notes				CR information is sent to the BPU; branch is resolved as predicted correctly.	bc predicted taken	Tag fmadd2 is purged from the pipeline.	fmadd2 is purged from the FPU.

Table I-35. Conditional Loop Closure (Case 3)—Predict Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	17	18	19	20	21	22
Memory	FA				Start:3		
	CARB				fmadd1, fcmpu, bc, fmadd2		
	CACC					fmadd1, fcmpu, bc, fmadd2	
Dispatch	IQ3						fmadd2
	IQ2	fmadd2	fmadd2	fmadd2	Tag fmadd2		bc
	IQ1	bc	bc	bc	bc		fcmpu
	IQ0	fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fmadd2	fmadd1
IU	ID	Tag fmadd1	Tag fmadd1	Tag fmadd1	Tag fcmpu	Tag fmadd2	
	IE	Tag pbr	Tag pbr	Tag pbr	Tag fmadd1	Tag fcmpu, Tag pbr	Tag pbr
	IC	Tag fcmpu	Tag fcmpu			Tag fmadd1	Tag fcmpu
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE				bc		
	MR	bc	bc	bc	bc	bc	bc
	BW						
FPU	F1		fcmpu		fmadd2	fmadd2	fmadd2
	FD	fmadd1	fmadd1	fcmpu	fcmpu	fcmpu	fcmpu
	FPM		fmadd1	fmadd1			
	FPA	fcmpu		fmadd1	fmadd1		
	FWA		fcmpu			fmadd1	
	FWL						
Notes				CR data is sent to the BPU; branch is resolved as predicted correctly.	bc predicted taken		fmadd2 is purged from the FPU.

Table I-35. Conditional Loop Closure (Case 3)—Predict Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	23	24	25	26	27	28
Memory	FA				Exit:		
	CARB				fmadd2		
	CACC					fmadd2	
Dispatch	IQ3	fmadd2					
	IQ2	bc	fmadd2	fmadd2	fmadd2		
	IQ1	fcmpu	bc	bc	bc		
	IQ0	fmadd1	fcmpu	Tag fcmpu	Tag fcmpu		fmadd2
IU	ID		Tag fmadd1	Tag fmadd1	Tag fmadd1		
	IE	Tag pbr	Tag pbr	Tag pbr	Tag pbr		
	IC	Tag fcmpu	Tag fcmpu	Tag fcmpu			
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR	bc	bc	bc	bc		
	BW						
FPU	F1			fcmpu		fmadd2	
	FD		fmadd1	fmadd1	fcmpu	fcmpu	
	FPM	fcmpu		fmadd1	fmadd1		
	FPA		fcmpu		fmadd1	fmadd1	
	FWA			fcmpu			
	FWL						
Notes			The state in this cycle is the same as the state in cycle 17 (7 cyc/loop).		CR information is sent to the BPU; branch is resolved as predicted incorrectly .	fmadd1 , fcmpu , and fmadd2 are purged from the FPU.	

Table I-35. Conditional Loop Closure (Case 3)—Predict Taken (Continued)

Pipeline Stage		Cycle Number			
Unit	Stage	29	30	31	32
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ3				
	IQ2				
	IQ1				
	IQ0				
IU	ID				
	IE	Tagfmadd2			
	IC		Tagfmadd2		
	IWA				
	IWL				
	FPSB				
	ISB				
BPU	BE				
	MR				
	BW				
FPU	F1				
	FD	fmadd2			
	FPM		fmadd2		
	FPA			fmadd2	
	FWA				fmadd2
	FWL				
Notes					

Table I-36 shows the timing when the conditional branch is predicted as not-taken.

Table I-36. Conditional Loop Closure (Case 3)—Predict Not-Taken

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	start:0					
	CARB	fmadd1, fcmpu,bc, fmadd2					
	CACC		fmadd1, fcmpu,bc, fmadd2				
Dispatch	IQ3			fmadd2			
	IQ2			bc			
	IQ1			fcmpu	fmadd2		
	IQ0			fmadd1	fcmpu, Tagpbr	fmadd2	fmadd2
IU	ID						
	IE				Tag fmadd1	Tag fcmpu, Tagpbr	Tagpbr
	IC					Tag fmadd1	Tag fcmpu
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1					fcmpu	
	FD				fmadd1	fmadd1	fcmpu
	FPM					fmadd1	fmadd1
	FPA						fmadd1
	FWA						
	FWL						
Notes				bc predicted not-taken.		fmadd2 stalls in IQ0 because F1 is busy.	Floating-point compare (IC) instructions synchronize between FW and IC.

Table I-36. Conditional Loop Closure (Case 3)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	7	8	9	10	11	12
Memory	FA						
	CARB						
	CACC						
Dispatch	IQ3						
	IQ2						
	IQ1						
	IQ0						
IU	ID	Tagfmadd2	Tagfmadd2	Tagfmadd2	Tagfmadd2	Tagfmadd2	Tagfmadd2
	IE	Tagpbr	Tagpbr	Tagpbr	Tagpbr	Tagpbr	Tagpbr
	IC	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR	bc	bc	bc	bc	bc	bc
	BW						
FPU	F1	fmadd2	fmadd2	fmadd2			
	FD	fcmpu	fcmpu	fcmpu	fmadd2	fmadd2	
	FPM				fcmpu	fmadd2	fmadd2
	FPA	fmadd1				fcmpu	fmadd2
	FWA		fmadd1				fcmpu
	FWL						
Notes		fcmpu stalls in FD due to a data dependency.					

Table I-36. Conditional Loop Closure (Case 3)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	13	14	15	16	17	18
Memory	FA	start:1					
	CARB	fmadd1, fcmpu, bc, fmadd2					
	CACC		fmadd1, fcmpu, bc, fmadd2				
Dispatch	IQ3			fmadd2			
	IQ2			bc			
	IQ1			fcmpu	fmadd2		
	IQ0			fmadd1	fcmpu, Tagpbr	fmadd2	fmadd2
IU	ID	Tag fmadd2					
	IE	Tagpbr			Tag fmadd1	Tag fcmpu, Tagpbr	Tagpbr
	IC					Tag fmadd1	Tag fcmpu
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR	bc		bc	bc	bc	bc
	BW						
FPU	F1					fcmpu	
	FD				fmadd1	fmadd1	fcmpu
	FPM					fmadd1	fmadd1
	FPA	fmadd2					fmadd1
	FWA		fmadd2				
	FWL						
Notes		CR information is sent to the BPU; branch is resolved as predicted incorrectly.	fmadd2 is purged from the FPU.	bc predicted not-taken.	State in this cycle is the same as in cycle 4 (12 cycle /loop).	fmadd2 stalls in IQ0 because F1 is busy.	Floating-point compare (IC) instructions synchronize between FW and IC.

Table I-36. Conditional Loop Closure (Case 3)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	19	20	21	22	23	24
Memory	FA						
	CARB						
	CACC						
Dispatch	IQ3						
	IQ2						
	IQ1						
	IQ0						
IU	ID	Tagfmadd2	Tagfmadd2	Tagfmadd2	Tagfmadd2	Tagfmadd2	Tagfmadd2
	IE	Tagpbr	Tagpbr	Tagpbr	Tagpbr	Tagpbr	Tagpbr
	IC	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE						
	MR	bc	bc	bc	bc	bc	bc
	BW						
FPU	F1	fmadd2	fmadd2	fmadd2			
	FD	fcmpu	fcmpu	fcmpu	fmadd2	fmadd2	
	FPM				fcmpu	fmadd2	fmadd2
	FPA	fmadd1				fcmpu	fmadd2
	FWA		fmadd1				fcmpu
	FWL						
Notes		fcmpu stalls in FD due to a data dependency.					

Table I-36. Conditional Loop Closure (Case 3)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number		
Unit	Stage	25	26	27
Memory	FA			
	CARB			
	CACC			
Dispatch	IQ3			
	IQ2			
	IQ1			
	IQ0			
IU	ID	Tag fmadd2		
	IE	Tagpbr	Tag fmadd2	
	IC			Tag fmadd2
	IWA			
	IWL			
	FPSB			
	ISB			
BPU	BE			
	MR	bc		
	BW			
FPU	F1			
	FD			
	FPM			
	FPA	fmadd2		
	FWA		fmadd2	fmadd2
	FWL			
Notes		CR information is sent to the BPU; branch is resolved as predicted correctly .	fmadd2 stalls in FW waiting for its tag to clear IC.	

I.1.1.7.4 Conditional Loop Closure—Case 1

The tables in this section show the timings for the following code sequence:

```
start: fmadds f1=(f2*f3)+f1
      fcmpu cr3=f1,f5
      bc start, cr3
exit:  fmadds f1=(f2*f4)+f1
```

Table I-37 shows the timing when the conditional branch is predicted as taken.

Table I-37. Conditional Loop Closure (Case 4)—Predict Taken

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA	start:0		start:1		
	CARB	fmadds1 fcmpu, bc, fmadds2		fmadds1, fcmpu, bc, fmadds2		
	CACC		fmadds1, fcmpu, bc, fmadds2		fmadds1, fcmpu, bc, fmadds2	
Dispatch	IQ3			fmadds2		fmadds2
	IQ2			bc		bc
	IQ1			fcmpu	fmadds2	fcmpu
	IQ0			fmadds1	fcmpu, Tagpbr	fmadds1
IU	ID					
	IE				Tagfmadds1	Tagfcmpu, Tagpbr
	IC					Tagfmadds1
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE			bc		
	MR			bc	bc	bc
	BW					
FPU	F1					
	FD				fmadds1	fcmpu
	FPM					fmadds1
	FPA					
	FWA					
	FWL					
Notes				bc predicted taken.		bc stalls because MR is busy; fcmpu stalls in FD due to a data dependency.

Table I-37. Conditional Loop Closure (Case 4)—Predict Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	6	7	8	9	10
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ3					
	IQ2	fmadds2	fmadds2	fmadds2	fmadds2	fmadds2
	IQ1	bc	bc	bc	bc	bc
	IQ0	fcmpu	fcmpu	fcmpu	fcmpu	Tag fcmpu
IU	ID	Tag fmadds1	Tag fmadds1	Tag fmadds1	Tag fmadds1	Tag fmadds1
	IE	Tagpbr	Tagpbr	Tagpbr	Tagpbr	Tagpbr
	IC	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR	bc	bc	bc	bc	bc
	BW					
FPU	F1	fmadds1	fmadds1	fmadds1		
	FD	fcmpu	fcmpu	fcmpu	fmadds1	fcmpu
	FPM				fcmpu	fmadds1
	FPA	fmadds1				fcmpu
	FWA		fmadds1			
	FWL					
Notes		Floating-point compare (IC) instructions synchronize between FW and IC. fcmpu in IQ0 stalls because F1 is busy.				

Table I-37. Conditional Loop Closure (Case 4)—Predict Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	11	12	13	14	15
Memory	FA			start:2		
	CARB			fmadds1, fcmpu, bc, fmadds2		
	CACC				fmadds1, fcmpu, bc, fmadds2	
Dispatch	IQ3					fmadds2
	IQ2	fmadds2	Tag fmadds2	Tag fmadds2		bc
	IQ1	bc	bc	bc		fcmpu
	IQ0	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fmadds2	fmadds1
IU	ID	Tag fmadds1	Tag fmadds1	Tag fcmpu	Tag fmadds2	
	IE	Tag pbr	Tag pbr	Tag fmadds1	Tag fcmpu , Tag pbr	Tag pbr
	IC	Tag fcmpu			Tag fmadds1	Tag fcmpu
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE			bc		
	MR	bc	bc	bc	bc	bc
	BW					
FPU	F1		fmadds2	fmadds2		
	FD	fcmpu	fcmpu	fcmpu	fmadds2	
	FPM				fcmpu	fmadds2
	FPA	fmadds1				fcmpu
	FWA	fcmpu	fmadds1			
	FWL					
Notes			CR information is sent to the BPU; branch is resolved as predicted correctly.	bc predicted taken	Tag fmadd2 is purged from the pipeline.	fmadds2 is purged from the FPU.

Table I-37. Conditional Loop Closure (Case 4)—Predict Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	16	17	18	19	20
Memory	FA				Start:3	
	CARB				fmadds1, fcmpu, bc, fmadds2	
	CACC					fmadds1, fcmpu, bc, fmadds2
Dispatch	IQ3					
	IQ2	fmadds2	fmadds2	fmadds2	Tag fmadds2	
	IQ1	bc	bc	bc	bc	
	IQ0	fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu	Tag fmadds2
IU	ID	Tag fmadds1	Tag fmadds1	Tag fmadds1	Tag fcmpu	Tag fmadds2
	IE	Tag pbr	Tag pbr	Tag pbr	Tag fmadds1	Tag fcmpu, Tag pbr
	IC	Tag fcmpu	Tag fcmpu			Tag fmadds1
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE				bc	
	MR	bc	bc	bc	bc	bc
	BW					
FPU	F1				fmadds2	fmadds2
	FD	fmadds1	fcmpu	fcmpu	fcmpu	fcmpu
	FPM		fmadds1			
	FPA			fmadds1		
	FWA	fcmpu			fmadds1	
	FWL					
Notes				CR information is sent to the BPU; branch is resolved as predicted correctly	bc predicted taken	

Table I-37. Conditional Loop Closure (Case 4)—Predict Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	21	22	23	24	25
Memory	FA					Start:3
	CARB					fmadds1, fcmpu, bc, fmadds2
	CACC					
Dispatch	IQ2	fmadds2				
	IQ1	bc	fmadds2	fmadds2	fmadds2	Tag fmadds2
	IQ0	fcmpu	bc	bc	bc	bc
IU	ID	fmadds1	fcmpu	Tag fcmpu	Tag fcmpu	Tag fcmpu
	IE		Tag fmadds1	Tag fmadds1	Tag fmadds1	Tag fcmpu
	IC	Tag pbr	Tag pbr	Tag pbr	Tag pbr	Tag fmadds1
	IWA	Tag fcmpu	Tag fcmpu	Tag fcmpu		
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR					bc
	BW	bc	bc	bc	bc	bc
FPU	F1					
	FD					fmadds2
	FPM	fmadds2	fmadds1	fcmpu	fcmpu	fcmpu
	FPA	fcmpu		fmadds1		
	FWA		fcmpu		fmadds1	
	FWL			fcmpu		fmadds1
Notes						

Table I-37. Conditional Loop Closure (Case 4)—Predict Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	26	27	28	29	30
Memory	FA					Exit:
	CARB					fmadds2
	CACC	fmadds1, fcmpu, bc, fmadds2				
Dispatch	IQ2		fmadds2		fmadds2	fmadds2
	IQ1		bc	fmadds2	bc	bc
	IQ0		fcmpu	bc	Tag fcmpu	Tag fcmpu
IU	ID	Tag fmadds2	fmadds1	fcmpu	Tag fmadds1	Tag fmadds1
	IE	Tag fmadds2		Tag fmadds1	Tagpbr	Tagpbr
	IC	Tag fcmpu , Tagpbr	Tagpbr	Tagpbr	Tag fcmpu	
	IWA	Tag fmadds1	Tag fcmpu	Tag fcmpu		
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR				bc	bc
	BW	bc	bc	bc		
FPU	F1					
	FD	fmadds2			fcmpu	fcmpu
	FPM	fcmpu	fmadds2	fmadds1	fmadds1	
	FPA		fcmpu			fmadds1
	FWA			fcmpu	fcmpu	
	FWL					
Notes						CR information is sent to the BPU; branch is resolved as predicted incorrectly.

Table I-37. Conditional Loop Closure (Case 4)—Predict Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	31	32	33	34	35
Memory	FA					
	CARB					
	CACC	fmadds2				
Dispatch	IQ2					
	IQ1					
	IQ0		fmadds2			
IU	ID					
	IE			Tag fmadds2		
	IC				Tag fmadds2	
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR					
	BW					
FPU	F1	fmadds2				
	FD	fcmpu		fmadds2		
	FPM				fmadds2	
	FPA					fmadds2
	FWA	fmadds1				
	FWL					
Notes		fmadds1 , fcmpu , and fmadds2 are purged from the FPU.				

Table I-38 shows the timing when the conditional branch is predicted as not-taken.

Table I-38. Conditional Loop Closure (Case 4)—Predict Not-Taken

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	start:0					
	CARB	fmadds1, fcmpu, bc, fmadds2					
	CACC		fmadds1, fcmpu, bc, fmadds2				
Dispatch	IQ3			fmadds2			
	IQ2			bc			
	IQ1			fcmpu	fmadds2		
	IQ0			fmadds1	fcmpu, Tagpbr	fmadds2	
IU	ID						Tagfmadds2
	IE				Tagfmadds1	Tagfcmpu, Tagpbr	Tagpbr
	IC					Tagfmadds1	Tagfcmpu
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE			bc			
	MR			bc	bc	bc	bc
	BW						
FPU	F1						fmadds2
	FD				fmadds1	fcmpu	fcmpu
	FPM					fmadds1	
	FPA						fmadds1
	FWA						
	FWL						
Notes				bc predicted not-taken.		fcmpu stalls in FD due to a data dependency.	Floating-point compare (IC) instructions synchronize between FW and IC.

Table I-38. Conditional Loop Closure (Case 4)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	7	8	9	10	11
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ3					
	IQ2					
	IQ1					
	IQ0					
IU	ID	Tagfmadds2	Tagfmadds2	Tagfmadds2	Tagfmadds2	Tagfmadds2
	IE	Tagpbr	Tagpbr	Tagpbr	Tagpbr	Tagpbr
	IC	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR	bc	bc	bc	bc	bc
	BW					
FPU	F1	fmadds2	fmadds2			
	FD	fcmpu	fcmpu	fmadds2		
	FPM			fcmpu	fmadds2	
	FPA				fcmpu	fmadds2
	FWA	fmadds1				fcmpu
	FWL					
Notes						

Table I-38. Conditional Loop Closure (Case 4)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	12	13	14	15	16
Memory	FA	start:1				
	CARB	fmadds1, fcmphu, bc, fmadds2				
	CACC		fmadds1, fcmphu, bc, fmadds2			
Dispatch	IQ3			fmadds2		
	IQ2			bc		
	IQ1			fcmphu	fmadds2	
	IQ0			fmadds1	fcmphu, Tagpbr	fmadds2
IU	ID	Tagfmadds2				
	IE	Tagpbr			Tagfmadds1	Tagfcmphu, Tagpbr
	IC					Tagfmadds1
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE			bc		
	MR	bc		bc	bc	bc
	BW					
FPU	F1					
	FD				fmadds1	fcmphu
	FPM					fmadds1
	FPA					
	FWA	fmadds2	fmadds2			
	FWL					
Notes		CR information is sent to the BPU; branch is resolved as predicted incorrectly.		bc predicted not-taken.		fcmphu stalls in FD due to a data dependency.

Table I-38. Conditional Loop Closure (Case 4)—Predict Not-Taken (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	17	18	19	20	21
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ3					
	IQ2					
	IQ1					
	IQ0					
IU	ID	Tagfmadds2	Tagfmadds2	Tagfmadds2	Tagfmadds2	Tagfmadds2
	IE	Tagpbr	Tagpbr	Tagpbr	Tagpbr	Tagpbr
	IC	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu	Tagfcmpu
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE					
	MR	bc	bc	bc	bc	bc
	BW					
FPU	F1	fmadds2	fmadds2	fmadds2		
	FD	fcmpu	fcmpu	fcmpu	fmadds2	
	FPM				fcmpu	fmadds2
	FPA	fmadds1				fcmpu
	FWA		fmadds1			
	FWL					
Notes		Floating-point compare (IC) instructions synchronize between FW and IC. fcmpu in IQ0 stalls because F1 is busy.		The state in this cycle is the same as that of cycle 8 (11 cycle/loop).		

Table I-39 describes the conditional loop closure when timing is predicted as not-taken.

**Table I-39. Conditional Loop Closure (Case 4)—Predict Not-Taken
(Continued)**

Pipeline Stage		Cycle Number			
Unit	Stage	22	23	24	25
Memory	FA				
	CARB				
	CACC				
Dispatch	.IQ3				
	IQ2				
	IQ1				
	IQ0				
IU	ID	Tagfmadds2	Tagfmadds2		
	IE	Tagpbr	Tagpbr	Tagfmadds2	
	IC	Tagfcmphu			Tagfmadds2
	IWA				
	IWL				
	FPSB				
	ISB				
BPU	BE				
	MR	bc	bc		
	BW				
FPU	F1				
	FD				
	FPM				
	FPA	fmadds2			
	FWA		fmadds2		
	FWL			fmadds2	fmadds2
Notes			CR information is sent to the BPU; branch is resolved as predicted correctly.		

I.2 Integer Instruction Timing Examples

There are two groups of integer instructions, ALU instructions and load/store operations. The ALU instruction timing examples are given in Section I.2.1, “ALU Instruction Timings,” and the load/store timing examples are given in Section I.2.2, “Load/Store Instruction Timings.”

In many cases, the 601 has extra hardware to reduce or eliminate the number of stall cycles between instructions with register dependencies. Most stalls can be avoided by reordering the instructions to place instructions without dependencies where a stall cycle would occur. The details of these scenarios are discussed in the following sections. Timing diagrams illustrating the stall are shown along with examples showing how stall cycles can be eliminated. Note that some stalls, such as those caused by a context-synchronizing instruction, cannot be avoided by rescheduling code.

Some stalls are caused by hardware resource conflicts, such as when the cache has more than one outstanding miss.

I.2.1 ALU Instruction Timings

ALU instructions can stall due to GPR and SPR dependencies and when there is contention for hardware resources, such as the cache.

I.2.1.1 GPR Data Dependencies

The most basic data dependency occurs when an instruction has an operand that is the result of the previous instruction. Instructions flowing through the IU must complete in order, and ALU instructions always write back in order with respect to one another. That eliminates write-after-read (WAR) and write-after-write (WAW) dependencies.

Special logic in the IU handles read-after-write (RAW) dependencies to prevent stalls due to RAW dependencies. Table I-40 shows this scenario, using the following code sequence:

```
Start: add r1=r2,r3
      subf r4=r5,r1
```

Table I-40. Adjacent IU ALU Instructions with a GPR Dependency (RAW)

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	add, subf					
	CARB	add, subf					
	CACC		add, subf				
Dispatch	IQ1			subf			
	IQ0			add			
IU	ID			add	subf		
	IE				add	subf	
	IC					add	subf
	IWA					add	subf
	IWL						
	FPSB						
	ISB						

No stall cycles occur in this code sequence because a forward path brings the **add** results directly from IE to ID in the same cycle, since the data does not reach the GPR for another cycle (IWA). This example can be extended to any pair of arithmetic, shift/rotate, or logical operations executed by the IU.

The following code sequence shows a similar scenario:

```
Start: add r1=r2,r3
      oril r10=r11,r12
      subf r4=r5,r1
```

The instruction in the IWA stage writes to a GPR being read by the instruction in the ID stage without encountering stalls, because the register data is not read during the ID stage until the instruction in the IWA stage writes its results. The timing for this sequence is shown in Table I-41.

Table I-41. GPR Dependency (RAW) between First and Third ALU Operation

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	add, oril, subf						
	CARB	add, oril, subf						
	CACC		add, oril, subf					
Dispatch	IQ2			subf				
	IQ1			oril				
	IQ0			add	subf			
IU	ID			add	oril	subf		
	IE				add	oril	subf	
	IC					add	oril	subf
	IWA					add	oril	subf
	IWL							
	FPSB							
	ISB							

A GPR dependency can also occur when an **mf spr** instruction is followed by an instruction that is trying to use that GPR. Some SPRs can be read in a single cycle, while others take several cycles, in which case, the IU pipeline stalls. Typically these stalls cannot be avoided by rescheduling code. Timings for this scenario differ according to the register being accessed, and are shown as follows.

The following code sequence is used for the four examples:

```
Start: mfspr r3=SPR
      add r5=r4,r3
```

Table I-42 shows timings for **mfc r** and **mf spr** for the following SPRs: XER, MQ, PIR, DABR, EAR, RTCL, DEC, LR, CTR, and the BAT registers. There is GPR dependency, but there is no pipeline stall.

Table I-42. mfspr Instruction Followed by a Dependent ALU Instruction (No Stall)

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	mfspr, add					
	CARB	mfspr, add					
	CACC		mfspr,add				
Dispatch	IQ1			add			
	IQ0			mfspr	add		
IU	ID			mfspr	add		
	IE				mfspr	add	
	IC					mfspr	add
	IWA					mfspr	add
	IWL						
	FPSB						
	ISB						

Table I-43 shows the timings for **mfsr** and **mfsrin** instructions and for the **mfspr** instruction for SDR1. The stall cycle here is caused by a GPR dependency and can be avoided by inserting a nondependent instruction between the **mfspr** and the **add** instruction.

Table I-43. mfspr Followed by a Dependent ALU Instruction (Avoidable Stall)

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA	mfspr, add						
	CARB	mfspr, add						
	CACC		mfspr,add					
Dispatch	IQ1			add				
	IQ0			mfspr	add			
IU	ID			mfspr	add			
	IE				mfspr	add	add	
	IC					mfspr		add
	IWA					mfspr		add
	IWL							
	FPSB							
	ISB							

Table I-44 shows how advantage can be taken of the stall by the placement of a nondependent instruction (**oril**) between the **mfspr** and **add** instructions. Again, these timings are the same for registers accessed in Table I-43—**mfscr**, **mfscrin**, and **mfscr** for SDR1.

Table I-44. mfspr Followed by a Dependent ALU Instruction Showing Code Rescheduling

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ2	add				
	IQ1	oril	add			
	IQ0	mfscr	oril	add		
IU	ID	mfscr	oril	add		
	IE		mfscr	oril	add	
	IC			mfscr	oril	add
	IWA			mfscr	oril	add
	IWL					
	FPSB					
	ISB					

Table I-45 shows the timing for the **mfmsr** and **mfscr** instructions for the following SPRs—SPRG_n, DSISR, DAR, HID0–HID2, RTCU, SRR0, SRR1, and PVR. For **mfmsr**, 5, *n* is 0; for PVR, *n* is 5; and for the other SPRs, *n* is 2.

Table I-45. mfspr Followed by a Dependent ALU Instruction (Multicycle Stall)

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5-(5+n)	6 + n
Memory	FA	mfspr, add					
	CARB	mfspr, add					
	CACC		mfspr,add				
Dispatch	IQ1	add					
	IQ0	mfspr	add	add			
IU	ID	mfspr	add	add			
	IE		mfspr	mfspr	add	add	
	IC				mfspr		add
	IWA				mfspr	mfspr	add
	IWL						
	FPSB						
	ISB						

I.2.1.2 Condition Register (CR) Dependencies

In general, instructions can read and write the CR without causing IU pipeline stalls. Examples of common sequences that do not cause pipeline stalls are shown in the following examples.

Table I-46 shows an ALU instruction with the record option followed by a CR logical instruction, using the following code sequence:

```
Start: add. r5=r6 + x'3'
      crnand cr1=cr2, cr0.
```

Note that despite the dependency on the CR, there is no stall.

Table I-46. ALU Instruction with CR Update Followed by a CR Logical Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	crnand			
	IQ0	add.	crnand		
IU	ID	add.	crnand		
	IE		add.	crnand	
	IC			add.	crnand
	IWA			add.	crnand
	IWL				
	FPSB				
	ISB				

Table I-47 shows the timing for a CR logical instruction followed by another CR logical instruction, using the following code sequence:

Start: **crand cr28=cr3, cr4**

cror cr1=cr28, cr2

Note that despite the dependency on the CR, there is no stall.

Table I-47. Consecutive CR Logical Instructions

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	cror			
	IQ0	crand	cror		
IU	ID	crand	cror		
	IE		crand	cror	
	IC			crand	cror
	IWA			crand	cror
	IWL				
	FPSB				
	ISB				

Table I-48 shows the timing for a **mtcrf** instruction followed by a CR logical instruction, using the following code sequence:

```
Start: mtcrrf CR=x'ff', r5
      crand cr20=cr30, cr10
```

Note that despite the dependency on the CR, there is no stall.

Table I-48. mtcrrf Instruction Followed by a CR Logical Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	crand			
	IQ0	mtcrrf	crand		
IU	ID	mtcrrf	crand		
	IE		mtcrrf	crand	
	IC			mtcrrf	crand
	IWA			mtcrrf	crand
	IWL				
	FPSB				
	ISB				

Table I-49 shows the timing for a **mcrf** instruction followed by a CR logical instruction, using the following code sequence:

```
Start: mcrf CR[8:11]=CR[0:3]
      crxor cr15=cr9, cr10
```

Note that despite the dependency on the CR, there is no stall.

Table I-49. mcrf Instruction Followed by a CR Logical Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	crxor			
	IQ0	mcrf	crxor		
IU	ID	mcrf	crxor		
	IE		mcrf	crxor	
	IC			mcrf	crxor
	IWA			mcrf	crxor
	IWL				
	FPSB				
	ISB				

Table I-50 shows the timing for two consecutive ALU instructions that update the CR, using the following code sequence:

```
Start: add. r1=r2 + r3
      subf. r4=r5 - r6
```

Note that despite the dependency on the CR, there is no stall.

Table I-50. Consecutive ALU Instructions that Update the CR

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	subf.			
	IQ0	add.	subf.		
IU	ID	add.	subf.		
	IE		add.	subf.	
	IC			add.	subf.
	IWA			add.	subf.
	IWL				
	FPSB				
	ISB				

Table I-51 shows the timing for a Move XER to CR (**mcrxr**) instruction followed by a CR logical instruction, using the following code sequence:

```
Start: mcrxr CR[8:11]=XER[0:3]
      crand cr15=cr9,cr10
```

Note that despite the dependency on the CR, there is no stall.

Table I-51. mcrxr Instruction Followed by a CR Logical Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	crand			
	IQ0	mcrxr	crand		
IU	ID	mcrxr	crand		
	IE		mcrxr	crand	
	IC			mcrxr	crand
	IWA			mcrxr	crand
	IWL				
	FPSB				
	ISB				

However, some instruction sequences generate stalls in the pipeline due to a read-after-write dependency on the CR.

mcrf is the only instruction that reads the CR from the ID stage. An **mcrf** instruction that immediately follows any instruction that updates the CR stalls in the ID stage for one cycle. A nondependent instruction can be scheduled in between the instruction that writes the CR and the **mcrf** to allow the IU processor to do useful work during the cycle that the **mcrf** would be held in ID. The following examples show both the stall and how the stall can be eliminated with proper code scheduling.

Table I-52 shows the **mcrf** instruction stalling for one cycle when it follows an ALU instruction that updates the CR. The code sequence for this example is as follows:

```
Start: add. r5=r6 + x'1'
      mcrf CR[8:11], CR[12:15]
```

Table I-52. ALU Instruction Updating the CR Followed by an mcrf Instruction

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ1	mcrf				
	IQ0	add.	mcrf	mcrf		
IU	ID	add.	mcrf	mcrf		
	IE		add.		mcrf	
	IC			add.		mcrf
	IWA			add.		mcrf
	IWL					
	FPSB					
	ISB					

Table I-53 shows how the throughput is improved by inserting a nondependent instruction (**ori**) between the **add.** instruction and the **mcrf** instruction, and eliminating the stall in the pipeline. The code sequence for this example is as follows:

```
Start: add. r5=r6 + x'1'
      ori r7=r5, x'00ff'
      mcrf CR[8:11], CR[12:15]
```

Table I-53. Scheduling Code to Eliminate a Stall between an ALU Instruction Updating the CR and an mcrf Instruction

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ2	mcrf				
	IQ1	oril	mcrf			
	IQ0	add.	oril	mcrf		
IU	ID	add.	oril	mcrf		
	IE		add.	oril	mcrf	
	IC			add.	oril	mcrf
	IWA			add.	oril	mcrf
	IWL					
	FPSB					
	ISB					

The **stwcx.** instruction updates the CR from the IWA stage—which causes pipeline stalls if the next instruction needs to read the CR. The **stwcx.** instruction timing depends upon the state of the reservation bit when the **stwcx.** instruction enters IWA. If the reservation is cleared, the **stwcx.** instruction spends one cycle in IWA and IE is held one cycle. If the reservation is set, the **stwcx.** instruction spends two cycles in IWA causing IE to be held for two cycles. These pipeline stalls cannot be avoided. If the **stwcx.** instruction is followed by an **mcrf** instruction, an additional stall cycle is generated which, however, can be filled with a nondependent instruction.

The following examples show timings for the **stwcx.** instruction.

Table I-54 and Table I-55 show the timing for when an **stwcx.** instruction is followed by an ALU instruction and the reservation is set and cleared respectively. These two examples use the following code sequence:

```
Start: stwcx. r5, r6, r7
      addic r8=r8 + x'1'
```

Table I-54 shows the timing for an **stwcx.** instruction followed by an ALU instruction when the reservation bit has been cleared. Note that in this example, the stall of the **add** instruction in the IE stage is a function of the way the **stwcx.** instruction is implemented. Any instruction that follows an **stwcx.** stalls for one cycle in IE even though the **stwcx.** has left the pipeline.

Table I-54. stwcx. Followed by an ALU Instruction (Reservation Cleared)

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB		stwcx.			
	CACC			stwcx.		
Dispatch	IQ1	addic				
	IQ0	stwcx.	addic			
IU	ID	stwcx.	addic			
	IE		stwcx.	addic	addic	
	IC			stwcx.		addic
	IWA			stwcx.		addic
	IWL					
	FPSB					
	ISB					

Table I-55 shows the timing for an **stwcx.** instruction followed by an ALU instruction when the reservation bit has been set.

Table I-55. stwcx. Instruction Followed by an ALU Instruction (Reservation Set)

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB						
	CACC						
Dispatch	IQ1	addic					
	IQ0	stwcx.	addic				
IU	ID	stwcx.	addic				
	IE		stwcx.	addic	addic	addic	
	IC				stwcx.		addic
	IWA			stwcx.	stwcx.		addic
	IWL						
	FPSB						
	ISB						

Table I-56 and Table I-57 show the timings when an **mcrf** instruction follows an **stwcx.** instruction when the reservation bit has been cleared and set respectively.

Start: stwcx. r5, r6, r7
mcrf CR[8:11], CR[12:15]

Table I-56. stwcx. Followed by an mcrf Instruction (Reservation Cleared)

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA							
	CARB							
	CACC							
Dispatch	IQ1	mcrf						
	IQ0	stwcx.	mcrf					
IU	ID	stwcx.	mcrf	mcrf	mcrf	mcrf		
	IE		stwcx.				mcrf	
	IC				stwcx.			mcrf
	IWA			stwcx.	stwcx.			mcrf
	IWL							
	FPSB							
	ISB							

The stall of the add instruction in the IE stage is a function of how the **stwcx.** instruction is implemented. Any instruction that follows an **stwcx.** stalls for two cycles in the IE stage when the reservation is set for the **stwcx.** instruction. The **mcrf** is held in ID because it has a CR dependency on the **stwcx.**

Table I-57. stwcx. Instruction Followed by an mcrf Instruction (Reservation Set)

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB						
	CACC						
Dispatch	IQ1	mcrf					
	IQ0	stwcx.	mcrf				
IU	ID	stwcx.	mcrf	mcrf	mcrf		
	IE		stwcx.			mcrf	
	IC			stwcx.			mcrf
	IWA			stwcx.			mcrf
	IWL						
	FPSB						
	ISB						

I.2.1.3 XER Dependencies

Four instructions implemented in the 601 (**lscbx**, **lswx**, **stswx**, and **mcrxr**) read the XER from the ID stage, and, as a result, can stall in the ID stage for a cycle when they immediately follow an instruction that updates the XER. Unlike the CR, the XER dependency is checked on the entire register and not on a field-by-field basis.

The XER is updated by arithmetic instructions in which the OE bit is set, by arithmetic and shift operations that set the CA bit, by the **lscbx** and **mcrxr** instructions, and by an **mtspr** instructions that specify the XER. Code scheduling can effectively eliminate the stall cycle by moving a nondependent instruction into the stall position. The sequences shown below do not generate a stall.

Table I-58 shows an ALU instruction that updates the XER followed by an ALU instruction that reads the XER, using the following code sequence:

```
Start: addic r1=r2 + x'1'
      addme r4=r5 + XER[CA] - 1
```

Note that despite the dependency on the CA bit of the XER, there is no stall.

Table I-58. addic Instruction Followed by an addme Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	addme			
	IQ0	addic	addme		
IU	ID	addic	addme		
	IE		addic	addme	
	IC			addic	addme
	IWA			addic	addme
	IWL				
	FPSB				
	ISB				

Table I-59 shows the timing when a shift instruction that updates the XER is followed by an ALU instruction that reads the XER, using the following code sequence:

```
Start: srw r1=r2, r3
      addze r4=r5 + XER[CA]
```

Note that despite the dependency on the CA bit of the XER, there is no stall.

Table I-59. sraw Instruction Followed by an addze Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	addze			
	IQ0	sraw	addze		
IU	ID	sraw	addze		
	IE		sraw	addze	
	IC			sraw	addze
	IWA			sraw	addze
	IWL				
	FPSB				
	ISB				

Table I-60 shows the timing for a shift instruction that updates the XER followed by a move from XER instruction, using the following code sequence:

```
Start: sraw r1 = r2, r3
      mfspr r4=XER
```

Note that despite the dependency on the CA bit of the XER, there is no stall.

Table I-60. sraw Instruction Followed by an mfspr Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	mfspr			
	IQ0	sraw	mfspr		
IU	ID	sraw	mfspr		
	IE		sraw	mfspr	
	IC			sraw	mfspr
	IWA			sraw	mfspr
	IWL				
	FPSB				
	ISB				

The first, third, and fifth code sequences below generate a stall cycle. The second, fourth, and sixth code sequences below demonstrate how an instruction can be moved into the stall slot to prevent a dead cycle.

Table I-61 shows the stall that occurs when timing for an ALU instruction that updates the XER followed by a load string instruction. The following code sequence is shown:

```
Start: addic r4=r4 + x'1'
      lswx r28, r5, r6
```

Note that because of the dependency on the CA bit of the XER, the **lswx** instruction stalls for one cycle in the ID stage.

Table I-61. addic Instruction Followed by a lswx Instruction

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5–5 + (n-2)	6 + (n-2)	7 + (n-2)
Memory	FA							
	CARB				lswx	lswx		
	CACC					lswx	lswx	
Dispatch	IQ1	lswx						
	IQ0	addic	lswx					
IU	ID	addic	lswx	lswx				
	IE		addic		lswx	lswx		
	IC			addic		lswx	lswx	
	IWA			addic				
	IWL						lswx	lswx
	FPSB							
	ISB							
Notes						n is the number of registers to be loaded.		

Table I-62 shows the timing how stall is avoided in the previous example by inserting a nondependent instruction (**oril**) between the ALU instruction that updates the XER and the load string instruction. The following code example is used:

```
Start: addic r4=r4+x'1'
      oril r10=r11, r12
      lswx r28, r5, r6
```

Note that the **oril** instruction executes during the cycle where the **lswx** would stall while the XER(CA) is being updated.

Table I-62. Avoiding the Stall between an addic Instruction and an lswx Instruction

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA							
	CARB				lswx	lswx		
	CACC					lswx	lswx	
Dispatch	IQ2	lswx						
	IQ1	oril	lswx					
	IQ0	addic	oril	lswx				
IU	ID	addic	oril	lswx				
	IE		addic	oril	lswx ^a	lswx		
	IC			addic	oril	lswx		
	IWA			addic	oril			
	IWL						lswx	lswx
	FPSB							
	ISB							

a. The XER byte count value is assumed to be 8 (two registers of data). The operand is assumed to be aligned.

Table I-63 shows the **mcrxr** instruction stalling in the ID stage for one cycle because of a dependency on the OV and SO bits of the XER, which are set by the previous **mulo** instruction. The following code sequence is used:

```
Start: mulo r1=r2 * r3
      mcrxr CR[8:11]=XER[0:3]
```

Table I-63. mulo Instruction Followed by an mcrxr Instruction

Pipeline Stage		Cycle Number				
Unit	Stage	1	2–6	7	8	9
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ1	mcrxr				
	IQ0	mulo	mcrxr			
IU	ID	mulo	mcrxr	mcrxr		
	IE		mulo		mcrxr	
	IC			mulo		mcrxr
	IWA			mulo		mcrxr
	IWL					
	FPSB					
	ISB					
Notes			It is assumed that the rB operand requires only five cycles in IE.			

The timing example in Table I-64 shows how the stall shown in the previous example is avoided by scheduling a nondependent instruction (**oril**) between the **mulo** and **mcrxr** instructions. The following code sequence is shown:

```
Start: mulo r1=r2 * r3
      oril r10=r11, r12
      mcrxr CR[8:11]=XER[0:3]
```

Table I-64. Eliminating the Stall between an mulo and an mcrxr Instruction

Pipeline Stage		Cycle Number				
Unit	Stage	1	2–6	7	8	9
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ2	mcrxr				
	IQ1	oril	mcrxr			
	IQ0	mulo	oril	mcrxr		
IU	ID	mulo	oril	mcrxr		
	IE		mulo	oril	mcrxr	
	IC			mulo	oril	mcrxr
	IWA			mulo	oril	mcrxr
	IWL					
	FPSB					
	ISB					
Notes			It is assumed that the RB operand requires only 5 cycles in IE.			

Table I-65 shows the stall that occurs when a Move to XER instruction is followed by a load string instruction. Dependency on the byte count field of the XER causes the **lswx** instruction to stall for one cycle in the ID stage. The following code sequence is shown:

Start: `mtspr XER=r5`

`lswx r4, r5, r6`

Table I-65. mtixer Instruction Followed by an lswx Instruction

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5-5 + (n - 2)	6 + (n-2)	7 + (n-2)
Memory	FA							
	CARB				lswx	lswx		
	CACC					lswx	lswx	
1.552"	IQ1	lswx						
	IQ0	mfspir	lswx					
IU	ID	mfspir	lswx	lswx				
	IE		mfspir		lswx	lswx		
	IC			mfspir		lswx	lswx	
	IWA			mfspir				
	IWL						lswx	lswx
	FPSB							
	ISB							
Notes						n is the number of registers to be loaded		

Table I-66 shows how the stall in the previous example is eliminated by scheduling a nondependent instruction (**oril**) between the **mtspir** and **lswx** instructions.

The following code sequence is shown:

```

Start: mtspr XER=r5
      oril r10=r11, r12
      lswx r4, r5, r6

```

Table I-66. Eliminating the Stall between an mtixer and an lswx Instruction

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA							
	CARB				lswx	lswx		
	CACC					lswx	lswx	
Dispatch	IQ2	lswx						
	IQ1	oril	lswx					
	IQ0	mfspir	oril	lswx				
IU	ID	mfspir	oril	lswx				
	IE		mfspir	oril	lswx ¹	lswx		
	IC			mfspir	oril	lswx	lswx	
	IWA			mfspir	oril			
	IWL						lswx	lswx
	FPSB							
	ISB							
Notes					¹ The XER byte count value is assumed to be 8 (2 registers worth of data). The operand is assumed to be aligned.			

I.2.1.4 MQ Dependencies

The MQ register is written and read by certain multiply, divide, and shift instructions. There are no stall cycles associated with reading or writing this register for any code sequence. Two examples are given below.

Table I-67 shows the timing for a Move to MQ instruction followed by an instruction that reads the MQ. The following code sequence is shown:

```
Start: mtspr MQ=r5
      mul r6=r7 * r8
```

Table I-67. Move to MQ Followed by an mul Instruction

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4 - 7	8
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ1	mul				
	IQ0	mtspr	mul			
IU	ID	mtspr	mul			
	IE		mtspr	mul	mul	
	IC			mtspr		mul
	IWA			mtspr		mul
	IWL					
	FPSB					
	ISB					
Notes					It is assumed that the RB operand requires only five cycles in the IE stage.	

Table I-68 shows the timing for an instruction that writes the MQ followed by an instruction that reads the MQ. Note that despite the dependency on MQ, there is no stall.

The following code sequence is shown:

```
Start: slq r5, r6, 4
      slliq r7, r8, 4
```

Table I-68. Consecutive Shift Left with MQ Instructions

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	sllq			
	IQ0	slq	sllq		
IU	ID	slq	sllq		
	IE		slq	sllq	
	IC			slq	sllq
	IWA			slq	sllq
	IWL				
	FPSB				
	ISB				

I.2.1.5 Other Register Dependencies on ALU Instructions

Timings to access the other SPRs than those discussed above depends on the SPR being referenced. However, there is only one scenario involving other SPRs where code can be scheduled to improve performance. For some SPRs that are implemented in the sequencer, the **mtspr** instruction runs on the sequencer, while the IU is running subsequent instructions. The **mtspr** accesses to SRR0, SRR1, DSISR, DAR, SPRGn, and RTCU execute in parallel with subsequent IU instructions, and therefore cause a two-cycle stall in the subsequent instruction if the subsequent instruction requires the sequencer.

However, if the subsequent instruction wants to use the sequencer, (**mfmspr**(SRR0, SRR1, DSISR, DAR, SPRGn, RTCU, HID0, HID1, HID2, PVR), **mfmsr**, **clcs**, **sc**, **isync**, **tlbie**, and **rfi**) it must wait until the sequencer finishes processing the **mtspr** instruction. The following operations on the 601 use the sequencer and are subject to the two-cycle stall described above—**mtspr**(SRR0, SRR1, DSISR, DAR, SPRGn, RTCU, HID0, HID1, HID2), **mtmsr**.

There is potentially an additional two-cycle stall for this sequencer dependency. Code scheduling can be used to move nondependent operations into the two stall cycles. Instruction sequences illustrating this behavior are shown below.

Table I-69 shows a **mtspr** instruction that requires the use of the sequencer followed by an instruction that has no dependency and therefore, no stall.

The following code sequence is shown:

Start: **mtspr** SRR0=r5



add r4=r4 + r3

Table I-69. Move to SPR Followed by ALU Instruction

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ1	add				
	IQ0	mf spr	add	add		
IU	ID	mf spr	add	add		
	IE		mf spr	mf spr	add	
	IC				mf spr	add
	IWA				mf spr	add
	IWL					
	FPSB					
	ISB					

Table I-70 shows the timing for an **mtspr** instruction that requires the sequencer. In this example, the second instruction stalls in IE for three cycles because there is a hardware resource dependency.

The following code sequence is shown:

```
Start: mtspr SRR0=r5
      rfi
```

Table I-70. mtspr Instruction Followed by an rfi Instruction

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5 - 6	7 - 8	9 - 21
Memory	FA							
	CARB							
	CACC							
Dispatch	IQ1	rfi						
	IQ0	mf spr	rfi	rfi				
IU	ID	mf spr	rfi	rfi				
	IE		mf spr	mf spr	rfi	rfi	rfi	
	IC				mf spr		rfi	rfi
	IWA				mf spr		rfi	rfi
	IWL							
	FPSB							
	ISB							
Notes								13 cycles in IWA

The **mtmsr** instruction and **mtspr** access to HID0, HID1, HID2 instructions are all context synchronizing; executing one of these instructions causes all following instructions in the pipeline to be purged and refetched. In addition to the length of time it takes the **mtmsr** instruction to execute, three cycles are required to refetch the next instruction and have it progress to IE. Table I-71 shows the timing for the following code sequence:

```
Start: mtmsr msr=r5
      add r1=r2 + r3
```

Table I-71. mtmsr Instruction Followed by Any Instruction

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4 - 16	17 - 18	19	20
Memory	FA							
	CARB							
	CACC							
Dispatch	IQ1	add						
	IQ0	mtmsr	add				add	
IU	ID	mtmsr	add	add			add	
	IE		mtmsr	mtmsr	add			add
	IC				mtmsr			
	IWA				mtmsr			
	IWL							
	FPSB							
	ISB							
Notes					Shown for FPSCR (FEX) = 0. Additional four-cycle delay for FEX = 1.	add and any instructions in the pipeline are purged & refetched.		

The segment registers can be written by consecutive instructions; the adjacent **mtsr** (or **mtsrin**) instructions flow through the pipeline without any stalls in between them.

Table I-72 shows the timing for two consecutive **mtsr** instructions, using the following code sequence:

```
Start: mtsr SEG2=r3
      mtsr SEG3=r4
```

Table I-72. Consecutive mtsr Instructions

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ1	mtsr 2			
	IQ0	mtsr 1	mtsr 2		
IU	ID	mtsr 1	mtsr 2		
	IE		mtsr 1	mtsr 2	
	IC			mtsr 1	mtsr 2
	IWA			mtsr 1	mtsr 2
	IWL				
	FPSB				
	ISB				



I.2.2 Load/Store Instruction Timings

Loads and stores have different timing characteristics than other IU instructions—primarily because there is an additional stage in the pipeline for accessing the cache. The following sections describe the interaction of loads and stores with other instructions as they flow through the pipeline.

I.2.2.1 Load Target Dependencies

Load instructions write a GPR with data from memory. Instructions that follow the load and refer to the load target GPR stall in the IE stage until the GPR data is available. If the load hits in the cache and the dependent instruction immediately follows the load, the IU pipeline stalls for one cycle. This cycle can be eliminated by scheduling a nondependent instruction between the load and the dependent operation. If the instruction following the load is not dependent upon the load target, the instruction does not stall in the execute stage.

If the load misses in the cache, several IU instructions may execute before the load target data is available. In this case, each subsequent instruction is checked for a register dependency with a previous load target and held in the IE stage if a dependency exists.

I.2.2.1.1 Load Instructions Followed by an Independent Operation Body

The following code sequence shows a load instruction followed by a nondependent instruction. The instruction timing for this example in Table I-73 shows how no stall is encountered because there is no register dependency:

```
Start: lwz r5=MEM[x'4'(r6)]  
      add r7=r7 + r8
```

Table I-73. Load Followed by an ALU Instruction with No Register Dependency

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB		lwz		
	CACC			lwz	
Dispatch	IQ1	add			
	IQ0	lwz	add		
IU	ID	lwz	add		
	IE		lwz	add	
	IC			lwz	add
	IWA				add
	IWL				lwz
	FPSB				
	ISB				

I.2.2.1.2 Load Instruction Followed by a Dependent Operation

Table I-74 shows the one-cycle stall that occurs when a load instruction is followed by a dependent instruction.

```
Start: lwz r5=MEM[x'4'(r6)]
      add r5=r5 + r8
```

In this example the **add** instruction is dependent on the load target. The add stalls 1 cycle in the IE stage.

Table I-74. Load Followed by an ALU Instruction with a Register Dependency

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB		lwz			
	CACC			lwz		
Dispatch	IQ1	add				
	IQ0	lwz	add			

Table I-74. Load Followed by an ALU Instruction with a Register Dependency (Continued)

Pipeline Stage		Cycle Number				
IU	ID	lwz	add			
	IE		lwz	add	add	
	IC			lwz		add
	IWA					add
	IWL				lwz	
	FPSB					
	ISB					

I.2.2.1.3 Load Instruction Followed by a Dependent Operation with an Intervening Independent Instruction

Table I-75 shows how scheduling a nondependent instruction between the load and a dependent instruction eliminates the one-cycle stall illustrated in the previous example.

```
Start: lwz r5=MEM[x'4'(r6)]
      subf MEM[x'10'(r11)]=r10
      add r5=r5 + x'1'
```

In this example, the **addic** instruction is dependent on the load target; however, the data is available for the **addic** at the start of the IE stage.

Table I-75. Avoiding a Stall in the Pipeline on a Dependent ALU from a Load

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB		lwz			
	CACC			lwz		
Dispatch	IQ2	add				
	IQ1	subf	add			
	IQ0	lwz	subf	add		

Table I-75. Avoiding a Stall in the Pipeline on a Dependent ALU from a Load

Pipeline Stage		Cycle Number				
IU	ID	lwz	subf	add		
	IE		lwz	subf	add	
	IC			lwz	subf	add
	IWA				subf	add
	IWL				lwz	
	FPSB					
	ISB					

I.2.2.1.4 Consecutive Load Instructions without Register Dependencies

Table I-76 shows that no stall occurs when a load instruction is followed by another load instruction that does not have data dependencies. The following code sequence is used:

```
Start: lwz r3=MEM[r4 + r5]
      lwz r8=MEM[r9, r10]
```

In this example the second **lwz** instruction (**lwz 2**) needs the data sent to the target register by **lwz 1**, but it is not available in cycle three, when **lwz 2** is ready for it. Therefore, the second **lwz** instruction stalls for one cycle in the IE stage until the target data is available.

Table I-76. Consecutive Load Instructions with No Register Dependencies

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB		lwz 1	lwz 2		
	CACC			lwz 1	lwz 2	
Dispatch	IQ1	lwz 2				
	IQ0	lwz 1	lwz 2			
IU	ID	lwz 1	lwz 2			
	IE		lwz 1	lwz 2		
	IC			lwz 1	lwz 2	
	IWA					
	IWL				lwz 1	lwz 2
	FPSB					
	ISB					

I.2.2.1.5 Consecutive Load Instructions with a Dependency

Table I-77 shows stall occurring when a load instruction has a dependency on the

immediately previous load instruction. The following code sequence is used:

```
Start: lwz r5=MEM[x'10'(r6)]
```

```
       lwz r6=MEM[x0'(r5)]
```

Note that in this example, the second **lwz** instruction stalls in the IE stage for an extra cycle (cycle 4).

Table I-77. Load Instruction Followed by a Dependent Load Instruction

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB		lwz 1	lwz 2	lwz 2		
	CACC			lwz 1		lwz 2	
Dispatch	IQ1	lwz 2					
	IQ0	lwz 1	lwz 2				
IU	ID	lwz 1	lwz 2				
	IE		lwz 1	lwz 2	lwz 2		
	IC			lwz 1		lwz 2	
	IWA						
	IWL				lwz 1		lwz 2
	FPSB						
	ISB						

The following code sequence shows how the stall encountered in the previous example can be eliminated by scheduling a nondependent instruction (**ori**) before the second, dependent load instruction with an intervening independent instruction.

```
Start: lwz r5=MEM[x'10'(r6)]
      ori r0=r1, r1
      lwz r5=MEM[x'0'(r5)]
```

Table I-78 shows the instruction timing for this code sequence. Note that because the **ori** instruction

Table I-78. Avoiding a Pipeline Stall from Two Loads with an rD Dependency

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB		lwz 1		lwz 2		
	CACC			lwz 1		lwz 2	
Dispatch	IQ2	lwz 2					
	IQ1	oril	lwz 2				
	IQ0	lwz 1	oril	lwz 2			
IU	ID	lwz 1	oril	lwz 2			
	IE		lwz 1	oril	lwz 2		
	IC			lwz 1	oril	lwz 2	
	IWA				oril		
	IWL				lwz 1		lwz 2
	FPSB						
	ISB						

Load multiple and load string instructions write one GPR at a time. Therefore a subsequent dependent operation does not have to wait for a cycle for the load data to become available unless it is dependent upon the last register to be written by the load. The sample code sequences is shown below.

The following code sequence illustrates a load multiple instruction followed by an instruction with a dependency on something other than GPR31:

```
Start: lmw r29, x'0'(r3)
      add r30=r30 + x'0001'
```

The timing for this example is shown in Table I-79. Note that in this example, the **add** is stalled in the ID stage while the **lmw** instruction is in the IE stage. Because there is only one execute unit, the **add** instruction must wait until the **lmw** instruction completes. In this example, the **add** instruction also is given a register dependency on the **lmw** instruction; however, because it is not the last register loaded by the **lmw** instruction, the data is available for the **add** in time to prevent a pipeline stall.

Table I-79. Load Multiple Instruction Followed by an ALU Instruction with a Dependency on a Register Besides GPR31

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB		lmw	lmw	lmw		
	CACC			lmw	lmw	lmw	
Dispatch	IQ1	add					
	IQ0	lmw	add				
IU	ID	lmw	add	add	add		
	IE		lmw	lmw	lmw	add	
	IC			lmw	lmw	lmw	add
	IWA						add
	IWL				lmw	lmw	lmw
	FPSB						
	ISB						

In the following code sequence, a load multiple instruction is followed by an instruction with a dependency on register 31:

Start: `lmw r29, x'0'(r3)`

`add r31=r31 + x'0001'`

Table I-80 shows the instruction timing for this example. Note that the **add** instruction stalls for two cycles in the ID stage because the IE stage is busy and stalls for one cycle in the IE stage because of the GPR dependency.

Table I-80. Load Multiple Instruction Followed by an ALU Instruction with a Register Dependency on GPR31

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5,6	7	8
Memory	FA							
	CARB		lmw	lmw	lmw			
	CACC			lmw	lmw	lmw		
Dispatch	IQ1	add						
	IQ0	lmw	add					
IU	ID	lmw	add	add	add			
	IE		lmw	lmw	lmw	add	add	
	IC			lmw	lmw	lmw		add
	IWA							add
	IWL				lmw	lmw	lmw	
	FPSB							
	ISB							
Notes			add stalls because IE is busy.			add stalls due to a dependency on GPR31.		

I.2.3 Store Source Dependencies

Store instructions do not write the register file like loads do, so subsequent instructions do not have register hazards with a store. A subsequent instruction will not stall behind a store because of a register hazard.

An interesting code sequence is shown below; a store immediately follows an ALU instruction (**add**) and writes the ALU result to memory. There is no stall in the pipeline for this code sequence.

The following code sequence shows an ALU instruction followed by a dependent store:

```
Start: add r6=r6 + x'1'
      stw MEMx'4'(r3)=r6
```

Table I-81 shows the instruction timing for this example. Note that despite the fact that the **stw** instruction is dependent on the result of the **add** instruction, there is no stall.

Table I-81. ALU Instruction Followed by a Store Instruction Containing a Dependency on the ALU Target

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB			stw	
	CACC				stw
Dispatch	IQ1	stw			
	IQ0	add	stw		
IU	ID	add	stw		
	IE		add	stw	
	IC			add	stw
	IWA			add	
	IWL				
	FPSB				
	ISB				

Stores may occur back-to-back without any pipeline stalls. An example is shown in the following code sequence:

```
Start: stw MEM[x'0'(r2)]=r1
      stw MEM[x'0'(r3)]=r2
```

Table I-82 shows the instruction timing for this example. Note that in this example there are no register dependencies and therefore there are no stalls.

Table I-82. Two Stores with No Register Dependencies

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB		stw 1	stw 2	
	CACC			stw 1	stw 2
Dispatch	IQ1	stw 2			
	IQ0	stw 1	stw 2		
IU	ID	stw 1	stw 2		
	IE		stw 1	stw 2	
	IC			stw 1	stw 2
	IWA			stw 1	stw 2
	IWL				
	FPSB				
	ISB				

I.2.3.1 Load and Store Operations that Use the Update Option

Load and store operations that use the update option have timings similar to both ALU instructions and regular load and store operations. Update form loads/stores write the addressing register (**rA**) with the effective address; however because of feed-forwarding, no pipeline stalls occur when an instruction that immediately follows needs to use **rA**. There is a one-cycle stall for instructions that immediately follow a load and use the load target data, just as for regular loads.

The following code sequence shows a load with update instruction followed by an operation that is dependent on update register:

```
Start: lwzu r1=MEM[r2, r3]
      add r4=r2, r0
```

Table I-83 shows the instruction timing for this code sequence. Note that although there is a dependency on the GPR, there is no stall.

Table I-83. Load with Update Followed by an ALU Dependent on the Load rA

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB		lwzu		
	CACC			lwzu	
Dispatch	IQ1	add			
	IQ0	lwzu	add		
IU	ID	lwzu	add		
	IE		lwzu	add	
	IC			lwzu	add
	IWA			lwzu	add
	IWL				lwzu
	FPSB				
	ISB				

The following code sequence shows consecutive store with update (**stwu**) instructions. In this example, the second instruction is dependent on the update register:

```

Start: stwu MEM[x'0'(r6)]=r2
      stwu MEM[x'0'(r6)]=r4

```

Table I-84 shows the instruction timing for this example. Note that although there is a GPR dependency, there is no stall.

Table I-84. Consecutive Store with Update Instruction with a Dependency on the Updated Register from the First Store Instruction

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB		stwu 1	stwu 2	
	CACC			stwu 1	stwu 2
Dispatch	IQ1	stwu 2			
	IQ0	stwu 1	stwu 2		
IU	ID	stwu 1	stwu 2		
	IE		stwu 1	stwu 2	
	IC			stwu 1	stwu 2
	IWA			stwu 1	stwu 2
	IWL				
	FPSB				
	ISB				

The following code sequence shows a store with update instruction (**stwu**) followed by an instruction that is dependent on the update register:

```
Start: stwu MEM[r2, r3]=r1
      add r4=r2 + r4
```

Table I-85 shows the instruction timing for this example. Note that despite the dependency on the GPR, there is no stall.

Table I-85. Store with Update Followed by an ALU Instruction with a Dependency on the Updated Register from the Store

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB		stwu		
	CACC			stwu	
Dispatch	IQ1	add			
	IQ0	stwu	add		

Table I-85. Store with Update Followed by an ALU Instruction with a Dependency on the Updated Register from the Store (Continued)

Pipeline Stage		Cycle Number			
IU	ID	stwu	add		
	IE		stwu	add	
	IC			stwu	add
	IWA			stwu	add
	IWL				
	FPSB				
	ISB				

The following code sequence illustrates a load with update instruction followed by an operation that is dependent on load target register):

```
Start: lwux r1=MEM[r2, r3]
```

```
      xor. r10=r1, r6
```

Table I-86 shows the instruction timing for this example. Note that because of the dependency on the GPR that is the target of the **lwux** instruction, the **xor.** instruction stalls for one cycle in the IE stage.

Table I-86. Load with Update Followed by an ALU Operation with a GPR Hazard on Load Target

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB		lwux			
	CACC			lwux		
Dispatch	IQ1	xor.				
	IQ0	lwux	xor.			
IU	ID	lwux	xor.			
	IE		lwux	xor.	xor.	
	IC			lwux		xor.
	IWA			lwux		xor.
	IWL				lwux	
	FPSB					
	ISB					

I.2.3.2 Load/Store Collisions

Load or store operations that access the same memory location (and hit in the cache) can be next to each other in program order and not cause a pipeline stall or have any additional latency.

The following code sequence shows a load instruction followed by a store instruction using the same address:

```
Start: lwz r1=MEM[x'0'(r2)]
      stw MEM[x'0'(r2)]=r6
```

Table I-87 shows the instruction timing for this example. Note that although both instructions use the same address there is no pipeline stall.

Table I-87. A Load Operation Followed by a Store Operation to the Same Address (Cache Hit)

Pipeline Stage		Cycle Number			
Unit	Stage	1	2	3	4
Memory	FA				
	CARB		lwz	stw	
	CACC			lwz	stw
Dispatch	IQ1	stw			
	IQ0	lwz	stw		
IU	ID	lwz	stw		
	IE		lwz	stw	
	IC			lwz	stw
	IWA				
	IWL				lwz
	FPSB				
	ISB				

The following code example shows a store instruction followed by a load instruction from the same address:

```
Start: stw MEM[r4, r6]=r2
      lwz r7=MEM[r4, r6]
```

Table I-88 shows the instruction timing for this example. Note that although both instructions use the same address there is no pipeline stall.

Table I-88. Store Operation Followed by a Load to the Same Address (Cache Hit)

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB		stw	lwz		
	CACC			stw	lwz	
Dispatch	IQ1	lwz				
	IQ0	stw	lwz			
IU	ID	stw	lwz			
	IE		stw	lwz		
	IC			stw	lwz	
	IWA					
	IWL					lwz
	FPSB					
	ISB					

I.3 Floating-Point Instruction Timing Examples

This section shows the timing for code sequences that contain sequences of floating-point instructions.

I.3.1 Floating-Point Data Dependency Stalls

The following timing examples involve only floating-point instructions. Table I-89 shows the instruction timing for two consecutive double-precision floating-point accumulate (**fmadd**) instructions. Note that these instructions require two cycles in each of the FD, FPM, and FPA stages, but are self-pipelining. That is, the second cycle of the FD stage is simultaneous with the first cycle of the FPM stage. This allows the second instruction to enter the FPM stage in cycle 3. However, because there is a RAW dependency, the second instruction cannot enter the FPM stage until the second clock cycle after the first instruction completes the write-back stage. Without this dependency, the second instruction would have entered the FPM stage in cycle 4.

**Table I-89. Double-Precision Accumulate Instructions with RAW Data Dependency
(Two fmadd Instructions)**

Cycle Number	1	2	3	4	5
F1		fmadd 2			
FD	fmadd 1	fmadd 1	fmadd 2	fmadd 2	fmadd 2
FPM		fmadd 1	fmadd 1		
FPA			fmadd 1	fmadd 1	
FW					fmadd 1
Resources required nonexclusively	frA1, frB1, frC1	frA1, frB1, frC1			
Resources required exclusively					frA2

**Table I-89. Double-Precision Accumulate Instructions with RAW Data Dependency
(Two fmadd Instructions) (Continued)**

Cycle Number	6	7	8	9	10
F1					
FD	fmadd 2	fmadd 2			
FPM		fmadd 2	fmadd 2		
FPA			fmadd 2	fmadd 2	
FW					fmadd 2
Resources required nonexclusively	frA2, frB2, frC2	frA2, frB2, frC2			
Resources required exclusively					frD2

Table I-90 shows the instruction timing for two consecutive single-precision add (**fadds**) instructions with a RAW dependency. This scenario is similar to the previous example in that the second example cannot enter the FPM cycle until the second cycle after the first instruction completes the FW stage.

Table I-90. Single-Precision Add Instructions with RAW Data Dependency (Two fadds Instructions)

Cycle Number	1	2	3	4	5	6	7	8
F1								
FD	fadds 1	fadds 2	fadds 2	fadds 2	fadds 2			
FPM		fadds 1				fadds 2		
FPA			fadds 1				fadds 2	
FW				fadds 1				fadds 2
Resources required nonexclusively	frA1, frB1				frA2, frB2			
Resources required exclusively				frA2				frD2

Table I-91 shows the instruction timing when a RAW dependency exists between a single-precision add instruction (**fmadds**) and a move instruction (**fmr**). Note that, similar to the previous examples, this dependency prevents the second instruction from entering the FPM stage until the second cycle after the **fmadds** instruction completes the FW stage.

Table I-91. Move Instruction with RAW Data Dependency on Single-Precision Accumulate Instruction (fmadds, fmr)

Cycle Number	1	2	3	4	5	6	7	8
F1								
FD	fmadds	fmr	fmr	fmr	fmr			
FPM		fmadds				fmr		
FPA			fmadds				fmr	
FW				fmadds				fmr
Resources required nonexclusively	frA1, frB1, frC1				frB2			
Resources required exclusively				frB2				frD2

Table I-92 shows the instruction timing for when a RAW data dependency exists between a single-precision accumulate instruction and a store instruction. Note that although there is a dependency, there is no stall.

Table I-92. Store Instruction with RAW Data Dependency on Immediately Previous Single-Precision Accumulate Instruction (fmadds, stfs)

Cycle Number	1	2	3	4	5
F1					
FD	fmadds	stfs			
FPM		fmadds	stfs		
FPA			fmadds	stfs	
FW				fmadds	stfs
Resources required nonexclusively	frA1, frB1, frC₁				
Resources required exclusively				frB2 —note that frB2 is also sent to memory subsystem.	

Table I-93 shows the instruction timing for the previous scenario when an intervening instruction is scheduled, in this instance an **fsub** instruction. Note that the **stfs** instruction cannot enter the FPM stage until the second cycle after the **fsub** instruction completes the FW stage.

Table I-93. Store Instruction with RAW Data Dependency on Previous Single-Precision Accumulate Instruction with an Intervening Operation (fmadds, fsub, stfs)

Cycle Number	1	2	3	4	5	6	7	8
F1								
FD	fmadds	fsub	stfs	stfs	stfs			
FPM		fmadds	fsub			stfs		
FPA			fmadds	fsub			stfs	
FW				fmadds	fsub			stfs
Resources required nonexclusively	frA1, frB1, frC1	frA2, frB2			frB3			
Resources required exclusively				frB3	frD2			

I.3.2 Timing Examples Involving Floating-Point Code Sequences

LINPACK is a standard floating-point benchmark which has an inner loop where a large portion of the execution time is spent. The follow tables show both single- and double-precision nonunrolled LINPACK loops.

The examples of nonoptimized loops show the importance of understanding the entire pipeline and how different stages interact in order to understand the more subtle aspects of the 601's instruction timing. Even though the 601 generally performs single-precision floating-point arithmetic faster than double-precision floating-point arithmetic, the nonoptimized, single-precision loop takes six cycles while the nonoptimized double-precision loop takes five. This is due to an interaction between the different units—the FPU finishes its instructions sooner, which allows the IU to execute its instructions sooner (the load instructions), which in turn causes the load instructions to interfere with the fetch of the next loop iteration, which actually causes stalls a few cycles later (due to a lack of instructions to execute). Simply by adding the bnoop instruction (a conditional branch that is never taken), at the start of the loop in Case 3, performance of the single-precision loop is improved. Instead of a six-cycle-per-loop stable state (Case 2), there is a four-cycle-per-loop stable state (Case 3).

Note that this instruction never affects instruction timing after the loop execution is in a stable state (it is always folded out without stalls and causes no other instructions to stall). The only time this instruction has any effect is in the very first iteration (cycle 3). At that time, it blocks the loads from getting to the cache before the fetch of the second iteration (cycle 4). The only way to improve the performance of the loop beyond four-cycles-per-iteration is to use loop unrolling techniques (to reduce the fetch demands on the cache).

Table I-94 shows the timing for a nonoptimized, double-precision LINPACK loop (Case 1), using the following code example:

```
Start: lfd f1=mem(r5+x'0080')
      lfd f2=mem(r5+x'07cf')
      fmadd f3=(f1*f2)+f3
      stfd mem(r5+x'07d0')=f3
      bcdnz Start
```

Table I-94. Double-Precision LINPACK Loop (Not Unrolled)—Case 1

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA	Start:0			Start:1	Start:1
	CARB	lfd1, lfd2, fmadd,stfd, bc			lfd1	lfd2
	CACC		lfd1, lfd2, fmadd,stfd, bc			lfd1
Dispatch	IQ5					
	IQ4			bc		
	IQ3			stfd		
	IQ2			fmadd	bc	
	IQ1			lfd2	stfd	
	IQ0			lfd1	lfd2, Tagfmadd	stfd, Tagstfd, Tagbc
IU	ID			lfd1	lfd2, Tagfmadd	stfd, Tagstfd, Tagbc
	IE				lfd1	lfd2, Tagfmadd
	IC					lfd1
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE				bc	
	MR					
	BW					bc
FPU	F1					stfd
	FD				fmadd	fmadd
	FPM					
	FPA					
	FWA					
	FWL					
Notes					fmadd stalls in FD waiting for load data	Second iteration stalls in FA because of loads in the cache

Table I-94. Double-Precision LINPACK Loop (Not Unrolled)—Case 1 (Continued)

Pipeline Stage		Cycle Number			
Unit	Stage	6	7	8	9
Memory	FA	Start:1			Start:2
	CARB	lfd1, lfd2, fmadd,stfd,bc			lfd1, lfd2, fmadd,stfd,bc
	CACC	lfd2	lfd1, lfd2, fmadd,stfd,bc		
Dispatch	IQ5				
	IQ4			bc	
	IQ3			stfd	bc
	IQ2			fmadd	stfd
	IQ1			lfd2	fmadd
	IQ0			lfd1	lfd2
IU	ID			lfd1	lfd2
	IE	stfd, Tagstfd, Tagbc			lfd1
	IC	lfd2, Tagfmadd	stfd, Tagstfd, Tagbc		
	IWA				
	IWL				
	FPSB		stfd	stfd	stfd
	ISB				
BPU	BE				bc
	MR				
	BW	bc	bc		
FPU	F1	stfd	stfd	stfd	
	FD	fmadd	fmadd	fmadd	stfd
	FPM			fmadd	fmadd
	FPA				fmadd
	FWA				
	FWL	lfd1	lfd2		
Notes			bc writes-back to CTR		lfd stalls in IE because of a WAR hazard with the fmadd in FD

Table I-94. Double-Precision LINPACK Loop (Not Unrolled)—Case 1 (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	10	11	12	13	14
Memory	FA					Start:3
	CARB	lfd1	lfd2	stfd		lfd1, lfd2, fmadd,stfd,bc
	CACC	lfd1, lfd2, fmadd,stfd,bc	lfd1	lfd2	stfd	
Dispatch	IQ5		bc			
	IQ4		stfd	bc	bc	
	IQ3		fmadd	stfd	stfd	bc
	IQ2		lfd2	fmadd	fmadd	stfd
	IQ1	stfd, Tagbc	lfd1	lfd2	lfd2	fmadd
	IQ0	lfd2, Tagfmadd	stfd, Tagstfd, Tagbc	lfd1	lfd1	lfd2
IU	ID	lfd2, Tagfmadd	stfd, Tagstfd, Tagbc	lfd1	lfd1	lfd2
	IE	lfd1	lfd2, Tagfmadd	stfd, Tagstfd, Tagbc	stfd, Tagstfd, Tagbc	lfd1
	IC		lfd1	lfd2, Tagfmadd		stfd, Tagstfd, Tagbc
	IWA					
	IWL					
	FPSB	stfd	stfd	stfd		stfd
	ISB					
BPU	BE					bc
	MR					
	BW	bc	bc	bc	bc	bc
FPU	F1		stfd	stfd	stfd	stfd
	FD	fmadd	fmadd	fmadd	fmadd	fmadd
	FPM	stfd				fmadd
	FPA	fmadd	stfd			
	FWA		fmadd	stfd		
	FWL			lfd1	lfd2	
Notes			fmadd stalls in FD waiting for load data	data for stfd is sent to memory subsystem.		lfd stalls in IE due to WAR hazard with the fmadd in FD

Table I-94. Double-Precision LINPACK Loop (Not Unrolled)—Case 1 (Continued)

Pipeline Stage		Cycle Number			
Unit	Stage	15	16	17	18
Memory	FA				Start:5
	CARB	lfd1	lfd2		stfd
	CACC	lfd1, lfd2, fmadd, stfd, bc	lfd1	lfd2	
Dispatch	IQ5		bc		
	IQ4		stfd	bc	
	IQ3		fmadd	stfd	bc
	IQ2		lfd2	fmadd	stfd
	IQ1	stfd, Tagbc	lfd1	lfd2	fmadd
	IQ0	fmadd	stfd, Tagbc	lfd1	lfd2
IU	ID	lfd2	stfd, Tagbc	lfd1	lfd1
	IE	lfd1	lfd2, Tagfmadd	stfd, Tagstfd, Tagbc	stfd, Tagstfd, Tagbc
	IC		lfd1	lfd2, Tagfmadd	
	IWA				
	IWL				
	FPSB	stfd	stfd	stfd	stfd
	ISB				
BPU	BE				
	MR				
	BW	bc	bc	bc	bc
FPU	F1			stfd	stfd
	FD	stfd	fmadd	fmadd	fmadd
	FPM	fmadd	stfd		
	FPA	fmadd	fmadd	stfd	
	FWA			fmadd	stfd
	FWL			lfd1	lfd2
Notes					data for stfd is sent to memory subsystem.

**Table I-94. Double-Precision LINPACK Loop
(Not Unrolled)—Case 1 (Continued)**

Pipeline Stage		Cycle Number		
Unit	Stage	19	20	21
Memory	FA	Start:5		
	CARB	lfd1, lfd2, fmadd,stfd,b c	lfd1	lfd2
	CACC	stfd	lfd1, lfd2, fmadd,stfd,b c	lfd1
Dispatch	IQ5			bc
	IQ4			stfd
	IQ3	bc	bc	fmadd
	IQ2	stfd	stfd	lfd2
	IQ1	fmadd	fmadd	lfd1
	IQ0	lfd2	lfd2	stfd, Tagbc
IU	ID	lfd1	lfd2	stfd, Tagbc
	IE	stfd, Tagstfd, Tagbc	lfd1	lfd2, Tagfmadd
	IC		stfd, Tagstfd, Tagbc	lfd1
	IWA			
	IWL			
	FPSB		stfd	stfd
	ISB			
BPU	BE		bc	
	MR			
	BW	bc	bc	bc
FPU	F1	stfd		
	FD	fmadd	stfd	fmadd
	FPM	fmadd	fmadd	stfd
	FPA		fmadd	fmadd
	FWA			
	FWL			
Notes				This state is the same as in cycle 16

Table I-95 shows the instruction timing for a nonoptimized, single-precision LINPACK loop (Case 2), using the following code sequence:

```
Start: lfs f1=mem(r5+x'0080')
      lfs f2=mem(r5+x'07cf')
      fmadds f3=(f1*f2)+f3
      stfs mem(r5+x'07d0')=f3
      bcdnz Start
```

Table I-95. Single-Precision LINPACK Loop (Nonoptimized)—Case 2

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA	Start:0			Start:1	Start:1	Start:1
	CARB	lfs1,lfs2, fmadds, stfs, bc			lfs1	lfs2	lfs1,lfs2, fmadds,stfs, bc
	CACC		lfs1,lfs2, fmadds, stfs, bc			lfs1	lfs2
Dispatch	IQ4			bc			
	IQ3			stfs			
	IQ2			fmadds	bc		
	IQ1			lfs2	stfs		
	IQ0			lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc	
IU	ID			lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc	
	IE				lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc
	IC					lfs1	lfs2, Tagfmadds
	IWA						
	IWL						
	FPSB						
	ISB						
BPU	BE				bc		
	MR						
	BW					bc	bc
FPU	F1					stfs	stfs
	FD				fmadds	fmadds	fmadds
	FPM						
	FPA						
	FWA						
	FWL						lfs1
Notes					fmadds stalls in FD waiting for load data	Second iteration stalls in FA due to loads in the cache	

Table I-95. Single-Precision LINPACK Loop (Nonoptimized)—Case 2 (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	7	8	9	10	11
Memory	FA			Start:2	Start:2	Start:2
	CARB			lfs1	lfs2	stfs
	CACC	lfs1,lfs2, fmadds,stfs, bc			lfs1	lfs2
Dispatch	IQ4		bc			
	IQ3		stfs			
	IQ2		fmadds	bc		
	IQ1		lfs2	stfs		
	IQ0		lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc	
IU	ID		lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc	
	IE			lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc
	IC	stfd, Tagstfs, Tagbc			lfs1	lfs2, Tagfmadds
	IWA					
	IWL					
	FPSB	stfs	stfs	stfs	stfs	stfs
	ISB					
BPU	BE			bc		
	MR					
	BW	bc			bc	bc
FPU	F1	stfs			stfs	stfs
	FD	fmadds	stfs	fmadds	fmadds	fmadds
	FPM		fmadds	stfs		
	FPA			fmadds	stfs	
	FWA				fmadds	stfs
	FWL	lfs2				lfs1
Notes		bc writes back to CTR		fmadds stalls in FD waiting for load data		data for stfs is sent to memory subsystem.

Table I-95. Single-Precision LINPACK Loop (Nonoptimized)—Case 2 (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	12	13	14	15	16
Memory	CARB	Start:2			Start:3	Start:3
	CARB	lfs1,lfs2, fmadds,stfs, bc			lfs1	lfs2
	CACC	stfs	lfs1,lfs2, fmadds,stfs, bc			lfs1
Dispatch	IQ4			bc		
	IQ3			stfs		
	IQ2			fmadds	bc	
	IQ1			lfs2	stfs	
	IQ0			lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc
IU	ID			lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc
	IE	stfs, Tagstfs, Tagbc			lfs1	lfs2, Tagfmadds
	IC		stfs, Tagstfs, Tagbc			lfs1
	IWA					
	IWL					
	FPSB		stfs	stfs	stfs	stfs
	ISB					
BPU	BE				bc	
	MR					
	BW	bc	bc			bc
FPU	F1	stfs				stfs
	FD	fmadds	stfs		fmadds	fmadds
	FPM		fmadds	stfs		
	FPA			fmadds	stfs	
	FWA				fmadds	stfs
	FWL	lfs2				
Notes					fmadds stalls in FD waiting for load data	data for stfs is sent to memory subsystem.

Table I-95. Single-Precision LINPACK Loop (Nonoptimized)—Case 2 (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	17	18	19	20	21
Memory	CARB	Start:3	Start:3			
	CARB	stfs	lfs1,lfs2, fmadds,stfs, bc			lfs1
	CACC	lfs2	stfs	lfs1,lfs2, fmadds,stfs, bc		
Dispatch	IQ4				bc	
	IQ3				stfs	
	IQ2				fmadds	bc
	IQ1				lfs2	stfs
	IQ0				lfs1	lfs2, Tagfmadd
IU	ID				lfs1	lfs2, Tagfmadd
	IE	stfs, Tagstfs, Tagbc	stfs, Tagstfs, Tagbc			lfs1
	IC	lfs2, Tagfmadds		stfs, Tagstfs, Tagbc		
	IWA					
	IWL					
	FPSB	stfs		stfs	stfs	stfs
	ISB					
BPU	BE					bc
	MR					
	BW	bc	bc	bc		
FPU	F1	stfs	stfs			
	FD	fmadds	fmadds	stfs		fmadds
	FPM			fmadds	stfs	
	FPA				fmadds	stfs
	FWA					fmadds
	FWL	lfs1	lfs2			
Notes						this state is the same as the state in cycle 15.

Table I-96 shows the instruction timing for a semi-optimized, single-precision LINPACK loop (Case 3), using the following code sequence:

Start: bnoop (bc which is never taken)

```
lfs f1=mem(r5+x'0080')
lfs f2=mem(r5+x'07cf')
fmadds f3=(f1*f2)+f3
stfs mem(r5+x'07d0')=f3
bcdnz Start
```

Note that except for the initial bnoop (an untaken **bc** instruction), this code sequence is identical to that of Case 2. The insertion of bnoop improves the performance of the single-precision loop. Instead of a six-cycle-per-loop stable state (Case 2), there is a four-cycle-per-loop stable state (Case 3).

Table I-96. Single-Precision LINPACK Loop (Semi-Optimized)

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA	Start:0			Start:1	
	CARB	bnoop,lfs1, lfs2,fmadds, stfs,bc			bnoop,lfs1, lfs2,fmadds, stfs,bc	lfs1
	CACC		bnoop,lfs1, lfs2,fmadds, stfs,bc			bnoop,lfs1, lfs2,fmadds, stfs,bc
Dispatch	IQ6					
	IQ5			bc		
	IQ4			stfs		
	IQ3			fmadds	bc	
	IQ2			lfs2	stfs	
	IQ1			lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc
	IQ0			bnoop	lfs1	lfs2, Tagfmadds
IU	ID				lfs1	lfs2, Tagfmadds
	IE					lfs1
	IC					
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE			bnoop	bc	
	MR			bnoop		
	BW					bc
FPU	F1					stfs
	FD				fmadds	fmadds
	FPM					
	FPA					
	FWA					
	FWL					
Notes					fmadds stalls in FD waiting for load data	

Table I-96. Single-Precision LINPACK Loop (Semi-Optimized) (Continued)

Pipeline Stage		Cycle Number			
Unit	Stage	6	7	8	9
Memory	FA			Start:2	
	CARB	lfs2		bnoop,lfs1, lfs2,fmadds, stfs,bc	lfs1
	CACC	lfs1	lfs2		bnoop,lfs1, lfs2,fmadds, stfs,bc
Dispatch	IQ6	bc			
	IQ5	stfs			
	IQ4	fmadds	bc		
	IQ3	lfs2	stfs	bc	
	IQ2	lfs1	fmadds	stfs	
	IQ1	bnoop	lfs2	fmadds	stfs, Tagbc
	IQ0	stfs, Tagstfs, Tagbc	lfs1	lfs2	fmadds
IU	ID	stfs, Tagstfs, Tagbc	lfs1	lfs2	lfs2
	IE	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc	lfs1	lfs1
	IC	lfs1	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc	
	IWA				
	IWL				
	FPSB			stfs	stfs
	ISB				
BPU	BE	bnoop		bc	
	MR	bnoop			
	BW	bc	bc		bc
FPU	F1	stfs	stfs	stfs	
	FD	fmadds	fmadds	fmadds	stfs
	FPM				fmadds
	FPA				
	FWA				
	FWL		lfs1	lfs2	
Notes					fmadds stalls in FD waiting for load data

Table I-96. Single-Precision LINPACK Loop (Semi-Optimized) (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	10	11	12	13	14
Memory	FA			Start:3		
	CARB	lfs2	stfs	bnoop,lfs1, lfs2,fmadds, stfs,bc	lfs1	lfs2
	CACC	lfs1	lfs2	stfs	bnoop,lfs1, lfs2,fmadds, stfs,bc	lfs1
Dispatch	IQ6	bc				bc
	IQ5	stfs				stfs
	IQ4	fmadds	bc			fmadds
	IQ3	lfs2	stfs	bc		lfs2
	IQ2	lfs1	fmadds	stfs	stfs, Tagbc	lfs1
	IQ1	bnoop	lfs2	fmadds	fmadds	bnoop
	IQ0	stfs, Tagbc	lfs1	lfs2	lfs2	stfs, Tagbc
IU	ID	stfs, Tagbc	lfs1	lfs1	lfs2	stfs, Tagbc
	IE	lfs2, Tagfmadds	stfs, Tagstfs, Tagbc	stfs, Tagstfs, Tagbc	lfs1	lfs2, Tagfmadds
	IC	lfs1	lfs2		stfs, Tagstfs, Tagbc	lfs1
	IWA					
	IWL					
	FPSB	stfs	stfs		stfs	stfs
	ISB					
BPU	BE	bnoop		bc		bnoop
	MR	bnoop				bnoop
	BW	bc	bc	bc	bc	bc
FPU	F1		stfs	stfs		
	FD	fmadds	fmadds	fmadds	stfs	fmadds
	FPM	stfs			fmadds	stfs
	FPA	fmadds	stfs			fmadds
	FWA		fmadds	stfs		
	FWL		lfs1	lfs2		
Notes			data for stfs is sent to memory subsystem.			State matches cycle 10.

The next code sequences shows the interactions between load and store operations. Table I-97 shows the instruction timing for a load feeding a compare inside a loop, using the following code sequence:

```
start: lw r0=mem(r3,4)
      ori r5=r3
      cmp cr0=r5,r0
      addi r0=0
      bc- out, cr0
      stw mem(r5,8)=r0
      lw r5=mem(r5,0)
      lw r4=mem(r3,4)
      cmp cr1=r5,r4
lab1: bc- out, cr1
      stw mem(r5,8)=r0
      lw r5=mem(r5,0)
      lw r4=mem(r3,4)
      cmp cr1=r5,r4
      b lab1
out:
```

Table I-97. Load->Compare Operations in a Loop

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA	start:	start+8(*4)	start+9(*4)	start+10(*4)	start+11(*4)
	CARB	lw1,ori,cmp1, addi,bc1,stw1, lw2,lw3	cmp2,bc2, stw2,lw4,lw5, cmp3, b	bc2, stw2,lw4,lw5, cmp3, b	lw1	lw4,lw5, cmp3, b
	CACC		lw1,ori,cmp1, addi,bc1,stw1, lw2,lw3	cmp2,bc2, stw2,lw4,lw5, cmp3, b	bc2, stw2,lw4,lw5, cmp3, b	lw1
Dispatch	IQ7			lw3	cmp2	stw2
	IQ6			lw2	lw3	bc2
	IQ5			stw1	lw2	cmp2
	IQ4			bc1	stw1	lw3
	IQ3			addi	bc1	lw2
	IQ2			cmp1	addi	stw1
	IQ1			ori	cmp1	addi, Tagpbr
	IQ0			lw1	ori	cmp1
IU	ID			lw1	ori	cmp1
	IE				lw1	ori
	IC					lw1
	IWA					
	IWL					
	FPSB					
	ISB					
BPU	BE				bc1	
	MR				bc1	bc1
	BW					
Notes					bc1 is predicted not-taken	

Table I-97. Load->Compare Operations in a Loop (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	6	7	8	9	10	11
Memory	FA	start+13(*4)	start+14(*4)	start+16(*4)	start+16(*4)	start+16(*4)	start+16(*4)
	CARB	cmp3, b	b	stw1	lw2	lw3	start+16(*4)
	CACC	lw4, lw5, cmp3, b	cmp3, b	b	stw1	lw2	lw3
Dispatch	IQ7		lw5	cmp3			
	IQ6	stw2	lw4	lw5	b		
	IQ5	bc2	stw2	lw4	cmp3	b	
	IQ4	cmp2	bc2	stw2	lw5	cmp3	b
	IQ3	lw3	cmp2	bc2	lw4	lw5	cmp3
	IQ2	lw2	lw3	cmp2	stw2	lw4	lw5
	IQ1	stw1	lw2	lw3	cmp2, Tagpbr	stw2	lw4
	IQ0	addi, Tagpbr	stw1	lw2	lw3	cmp2, Tagpbr	stw2
IU	ID	addi, Tagpbr	stw1	lw2	lw3	cmp2, Tagpbr	stw2
	IE	cmp1	addi	stw1	lw2	lw3	cmp2, Tagpbr
	IC	ori	cmp1	addi	stw1	lw2	lw3
	IWA	ori	cmp1	addi			
	IWL	lw1					lw2
	FPSB						
	ISB						
BPU	BE			bc2			
	MR	bc1		bc2	bc2	bc2	bc2
	BW						
Notes		cmp1 result is forwarded to the MR stage; bc1 is resolved: predicted correctly		bc2 is predicted not-taken			cmp2 stalls in IE because of a data dependency on lw3 .

Table I-97. Load->Compare Operations in a Loop (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	12	13	14	15	16	17
Memory	FA	lab1:1	lab1+7(*4)	lab1+7(*4)	lab1+7(*4)	lab1+7(*4)	lab1:2
	CARB	bc2 , stw2,lw4,lw5 , cmp3, b	stw2	lw4	lw5	lab1+7(*4)	bc2 , stw2,lw4,lw5 , cmp3, b
	CACC	start+16(*4)	bc2 , stw2,lw4,lw5 , cmp3, b	stw2	lw4	lw5	lab1+7(*4)
Dispatch	IQ7			b			
	IQ6			cmp3			
	IQ5			lw5	b		
	IQ4			lw4	cmp3	b	
	IQ3	b		stw2	lw5	cmp3	b
	IQ2	cmp3	cmp3	bc2	lw4	lw5	cmp3
	IQ1	lw5	lw5	cmp3	stw2	lw4	lw5
	IQ0	lw4	lw4	lw5	cmp3 , Tagpbr	stw2	lw4
IU	ID	stw2	lw4	lw5	cmp3 , Tagpbr	stw2	stw2
	IE	cmp2 , Tagpbr	stw2	lw4	lw5	cmp3 , Tagpbr	cmp3 , Tagpbr
	IC		cmp2	stw2	lw4	lw5	
	IWA		cmp2				
	IWL	lw3				lw4	lw5
	FPSB						
	ISB						
BPU	BE	b		bc2			b
	MR	bc2		bc2	bc2	bc2	bc2
	BW						
Notes		cmp2 result is forwarded to the MR stage; bc2 is resolved: predicted correctly		bc2 is predicted not-taken		cmp3 stalls in IE because of a data dependency on lw5	cmp2 result is forwarded to the MR stage; bc2 is resolved: predicted correctly

Table I-97. Load->Compare Operations in a Loop (Continued)

Pipeline Stage		Cycle Number						
Unit	Stage	18	19	20	21	22	23	24
Memory	FA	lab1+7(*4)	lab1+7(*4)	lab1+7(*4)	lab1+7(*4)	out:		
	CARB	stw2	lw4	lw5	lab1+7(*4)	out:		
	CACC	bc2, stw2, lw4, lw5, cmp3, b	stw2	lw4	lw5	lab1+7(*4)	out:	
Dispatch	IQ7		b					
	IQ6		cmp3					
	IQ5		lw5	b				
	IQ4		lw4	cmp3	b			
	IQ3		stw2	lw5	cmp3	b		
	IQ2	cmp3	bc2	lw4	lw5	cmp3		
	IQ1	lw5	cmp3	stw2	lw4	lw5		
	IQ0	lw4	lw5	cmp3, Tagpbr	stw2	lw4		out:
IU	ID	lw4	lw5	cmp3, Tagpbr	stw2	stw2		out:
	IE	stw2	lw4	lw5	cmp3, Tagpbr	cmp3, Tagpbr		
	IC	cmp3	stw2	lw4	lw5		cmp3	
	IWA	cmp3					cmp3	
	IWL				lw4	lw5		
	FPSB							
	ISB							
BPU	BE		bc2			b		
	MR		bc2	bc2	bc2	bc2		
	BW							
Notes			bc2 is predicted not-taken; The state in this cycle is the same as the state in cycle 14.		cmp3 stalls in IE because of a data dependency on lw5	cmp2 result is forwarded to the MR stage; bc2 is resolved: predicted incorrectly		Code at exit target (out:) is in IQ0/ID.

I.4 Additional Code Sequence Timings

This section shows instruction timings for code sequences that illustrate certain features and code scheduling restrictions in the 601. This is primarily of interest to those writing code generators (such as compilers) and assembly language routines to optimize performance

Interlocks are implemented in the 601 to handle register dependencies that affect how instructions flow through the pipeline. One set of interlocks exist between floating-point loads (which go through the IU pipeline) and floating-point ALU instructions (that flow through the FPU pipeline). These interlocks are illustrated by the following code sequence:

Example 1:

```
lfd    fr5,0(r3)
fnmadd fr4, fr5, fr6, fr2
lfd    fr2, x'(r9)'           Load has WAR dependency previous op.
fsub   fr10, fr11, fr2
```

The timing for this code sequence is shown in Table I-98.

Table I-98. Interlocks between Floating-Point ALU and Subsequent Floating-Point Load Instruction (WAR Dependency)

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA							
	CARB							
	CACC							
Dispatch	IQ3	fsub						
	IQ2	lfdw 2						
	IQ1	fnmadd	fsub					
	IQ0	lfdw 1	lfdw 2					
IU	ID	lfdw 1	lfdw 2					
	IE		lfdw 1	lfdw 2	lfdw 2	lfdw 2	lfdw 2	
	IC			lfdw 1				lfdw 2
	IWA			lfdw 1				lfdw 2
	IWL							
	FPSB							
	ISB							
FPU	F1			fsub	fsub	fsub		
	FD		fnmadd	fnmadd	fnmadd	fnmadd	fsub	fsub
	FPM					fnmadd	fnmadd	
	FPA						fnmadd	fnmadd
	FWA							
	FWL				lfdw 1			
Notes			lfdw 1 stalls waiting for target data from lfdw1 .	The float load in IE is stalled waiting for the fnmadd to leave FD.		fnmadd proceeds now that all register data is available.	lfdw 2 can proceed since no instruction is in FD uses the load target register. fsub stalls for lfdw2 .	fsub is stalled for lfdw 2 target data.

**Table I-98. Interlocks between Floating-Point ALU and Subsequent Floating-Point Load Instruction (WAR Dependency)
(Continued)**

Pipeline Stage		Cycle Number			
Unit	Stage	8	9	10	11
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ3				
	IQ2				
	IQ1				
	IQ0				
IU	ID				
	IE				
	IC				
	IWA				
	IWL				
	FPSB				
	ISB				
FPU	F1				
	FD	fsub			
	FPM		fsub		
	FPA			fsub	
	FWA	fnmadd			fsub
	FWL	lfdw 2			
Notes		The fsub is still waiting on the lfdw 2 data.	All data available for the fsub to start decode.		

There are three register dependencies in this code sequence—**fr5** between the first and second instructions, **fr2** between the second and third instructions, and **fr2** between the third and fourth instructions. These register dependencies cause the following pipeline stalls.

- The **fnmadd** must stall in the FD stage until **fr5** has been updated with the load target data.
- The second **lfdu** stalls in the IE stage until the **fnmadd** has left the FD stage. This interlock prevents the second **lfdu** from writing **fr2** before it is read by the **fnmadd**. (This could happen if the first **lfdu** were to miss in the cache and the second **lfdu** were to hit in the cache; however, the second **lfdu** stalls for a couple of cycles in IE even if the first **lfdu** hit in the cache.)
- The register dependency between the third and fourth instruction causes the **fsub** to stall in the FD stage until the target data is available from the second **lfdu**.

The WAR (write after read) dependency between the second third instruction can be avoided by choosing a different load target for the third instruction—one that is not used by the preceding **fnmadd**. This is illustrated by slightly adjusting the previous code sequence, as shown in example 2.

Example 2:

```
lfdu    fr5,0(r3)
fnmadd  fr4, fr5, fr6, fr2
lfdu    fr7, x'(r9)'  Load target is not in previous float ALU op.
fsub    fr10, fr11, fr7
```

The timing for this code sequence is shown in Table I-99.

Table I-99. Recoding of Sequence to Prevent lfdw 2 from Stalling in the IE Stage

Pipeline Stage		Cycle Number								
Unit	Stage	1	2	3	4	5	6	7	8	9
Memory	FA									
	CARB		lfdw 1	lfdw 2						
	CACC			lfdw 1	lfdw 2					
Dispatch	IQ3	fsub								
	IQ2	lfdw 2								
	IQ1	fnmadd	fsub							
	IQ0	lfdw 1	lfdw 2							
IU	ID	lfdw 1	lfdw 2							
	IE		lfdw 1	lfdw 2						
	IC			lfdw 1	lfdw 2					
	IWA			lfdw 1	lfdw 2					
	IWL									
	FPSB									
	ISB									
FPU	F1			fsub	fsub	fsub				
	FD		fnmadd	fnmadd	fnmadd	fnmadd	fsub			
	FPM					fnmadd	fnmadd	fsub		
	FPA						fnmadd	fnmadd	fsub	
	FWA								fnmadd	fsub
	FWL				lfdw 1	lfdw 2				
Notes			fnmadd stalls waiting for target data from lfdw 1.	lfdw 2 does not wait for fnmadd to leave FD because it has been recoded to use a distinct FPR	fsub stalls waiting on fnmadd	fnmadd proceeds now that all register data is available; lfdw 2 completes before fsub is in FD.				

The second **lfdw** can be sent to the cache without waiting on the **fnmadd** if it uses a target FPR that is not in the **fnmadd**. Note that it takes only 9 cycles to complete the recoded sequence, while it takes 11 cycles to complete the original sequence. Stall cycles are added to both the IU and the FPU pipelines.

Note that the RAW dependencies between the first and second instructions and the third and fourth instructions still exist in the recoded sequence because these are true data dependencies. Nondependent floating-point pipeline instructions can be moved in between the load and the ALU instruction that uses the load target to reduce the effects of the load latency.

The following code sequence has a nondependent instruction inserted between the load and the dependent operation. The nondependent instruction is executed during the cycles the FPU had been stalled in the previous example. This does not decrease the load latency, but rather, reduces the number of cycles that the FPU stalls. The nondependent floating-point ALU instruction was executed without increasing the total number of cycles (nine cycles total).

Example 3:

```
lfd  fr5,0(r3)
fmul  f20, f21, f22
fnmadd fr4, fr5, fr6, fr2
lfd  fr7, x'(r9)'      Loads moved further from dependent op.
fsub  fr10, fr11, fr7
```

The timing for this example is shown in Table I-100.

Table I-100. Nondependent Floating-Point ALU Instruction Inserted in the Stall Cycle between a Floating-Point Load and a Dependent Instruction

Pipeline Stage		Cycle Number				
Unit	Stage	1	2	3	4	5
Memory	FA					
	CARB		lfd 1		lfd 2	
	CACC			lfd 1		lfd 2
Dispatch	IQ4	fsub				
	IQ3	lfd 2				
	IQ2	fnmadd	fsub			
	IQ1	fmul	lfd 2	fsub		
	IQ0	lfd 1	fnmadd	lfd 2		
IU	ID	lfd 1	fnmadd	lfd 2		
	IE		lfd 1, TAGfnmadd	TAGfsub	lfd 2, Tagfsub	
	IC			lfd 1, TAGfnmadd	Tagfnmadd	lfd 2, Tagfsub
	IWA			lfd 1		lfd 2
	IWL					
	FPSB					
	ISB					

Table I-100. Nondependent Floating-Point ALU Instruction Inserted in the Stall Cycle between a Floating-Point Load and a Dependent Instruction (Continued)

Pipeline Stage		Cycle Number				
FPU	F1			fnmadd	fsub	fsub
	FD		fmul	fmul	fnmadd	fnmadd
	FPM			fmul	fmul	fnmadd
	FPA				fmul	fmul
	FWA					
	FWL				lfd 1	
Notes			fmul is allowed to execute because it is not dependent on the load data.		fsub stalls because the fnmadd is a double-precision operation and takes two cycles in FD. fnmadd can start because load data is available.	

Table I-100. Nondependent Floating-Point ALU Instruction Inserted in the Stall Cycle between a Floating-Point Load and a Dependent Instruction (Contd.)

Pipeline Stage		Cycle Number			
Unit	Stage	6	7	8	9
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ4				
	IQ3				
	IQ2				
	IQ1				
	IQ0				
IU	ID				
	IE				
	IC				
	IWA				
	IWL				
	FPSB				
	ISB				
FPU	F1				
	FD	fsub			
	FPM	fnmadd	fsub		
	FPA	fnmadd	fnmadd	fsub	
	FWA	fmul		fnmadd	fsub
	FWL	lfd 2			
Notes		fsub can start this cycle because the load data from lfd 2 is available.			

Note that moving the second **lfd** ahead of the **fnmadd** does not improve the latency for this four-instruction sequence. The first **lfd** and the **fnmadd** are dispatched on the same cycle as in example 2 and example 4A; therefore, the number of stall cycles is the same.

Example 4A:

```
lfd    fr5,0(r3)
lfd    fr7, x'(r9)'  No improvement in latency.
fnmadd fr4, fr5, fr6, fr2
fsub   fr10, fr11, fr7
```

The instruction timing for this example is the same as that shown in Table I-98. Note that moving the load instructions ahead of the floating-point arithmetic instruction improves latency on longer instruction sequences when the floating-point pipeline is doing double-precision operations as shown in Example 4B and 4C. Example 4C benefits from having the load instructions executed ahead of the **fmadd** instructions. The first two **fmadd** instructions can be dispatched to the FPU, but then floating-point dispatch stalls for a few cycles. In the code sequence shown in Example 4B, the dispatch of the last **lfdu** instruction must wait on the dispatch of the third **fmadd** instruction. Timing for this example is shown in Table I-101.

Example 4B:

```
lfdu    fr1, 0(r5)
fmadd   fr10, fr20, fr1, fr10
lfdu    fr2, 0(r5)
fmadd   fr11, fr20, fr2, fr11
lfdu    fr3, 0(r5)
fmadd   fr12, fr20, fr2, fr12
lfdu    fr4, 0(r5)
fmadd   fr13, fr20, fr2, fr13
```

Table I-101. Mixture of Floating-Point Loads and Floating-Point Accumulate Instructions

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA							
	CARB		lfdw 1	lfdw 2			lfdw 3	
	CACC			lfdw 1	lfdw 2			lfdw 3
Dispatch	IQ7	fmadd 4						
	IQ6	lfdw 4						
	IQ5	fmadd 3	fmadd 4					
	IQ4	lfdw 3	lfdw 4					
	IQ3	fmadd 2	fmadd 3	fmadd 4				
	IQ2	lfdw 2	lfdw 3	lfdw 4	fmadd 4	fmadd 4	fmadd 4	
	IQ1	fmadd 1	fmadd 2	fmadd 3	lfdw 4	lfdw 4	lfdw 4	fmadd 4
	IQ0	lfdw 1	lfdw 2	lfdw 3	fmadd 3	fmadd 3	fmadd 3	lfdw 4
IU	ID	lfdw 1	lfdw 2	lfdw 3	fmadd 3	fmadd 3	fmadd 3	lfdw 4
	IE		lfdw 1, Tagfmadd 1	lfdw 2, Tagfmadd 2	lfdw 3	lfdw 3	lfdw 3	Tagfmadd 3
	IC			lfdw 1, Tagfmadd 1	lfdw 2, Tagfmadd 2			lfdw 3
	IWA			lfdw 1	lfdw 2			lfdw 3
	IWL							
	FPSB							
	ISB							
FPU	F1			fmadd 2	fmadd 2	fmadd 2		fmadd 3
	FD		fmadd 1	fmadd 1	fmadd 1	fmadd 1	fmadd 2	fmadd 2
	FPM					fmadd 1	fmadd 1	fmadd 2
	FPA						fmadd 1	fmadd 1
	FWA							
	FWL				lfdw 1	lfdw 2		
Notes			fmadd 1 stalled waiting for lfdw 1 data.	fmadd 2 stalled waiting for fmadd 1 to leave FD.	lfdw 3 stalls due to floating op in F1 that is ahead of the lfdw 3 in program.		FD is open so lfdw 3 can execute and fmadd 3 can dispatch.	

Table I-101. Mixture of Floating-Point Loads and Floating-Point Accumulate Instructions (Continued)

Pipeline Stage		Cycle Number						
Unit	Stage	8	9	10	11	12	13	14
Memory	FA							
	CARB	lfdw 4						
	CACC		lfdw 4					
Dispatch	IQ7							
	IQ6							
	IQ5							
	IQ4							
	IQ3							
	IQ2							
	IQ1							
	IQ0	fmadd 4						
IU	ID	fmadd 4						
	IE	lfdw 4	Tagfmadd 4					
	IC	Tagfmadd 3	lfdw 4	Tagfmadd 4				
	IWA		lfdw 4					
	IWL							
	FPSB							
	ISB							
FPU	F1		fmadd 4					
	FD	fmadd 3	fmadd 3	fmadd 4	fmadd 4			
	FPM	fmadd 2	fmadd 3	fmadd 3	fmadd 4	fmadd 4		
	FPA	fmadd 2	fmadd 2	fmadd 3	fmadd 3	fmadd 4	fmadd 4	
	FWA	fmadd 1		fmadd 2		fmadd 3		fmadd 4
	FWL	lfdw 3		lfdw 4				
Notes								

In example 4C, the **lfdw** instructions are rearranged so that they do not have to wait on dispatch of floating-point instructions.

Example 4C:

```
fdu    fr1, 0(r5)
lfdw   fr2, 0(r5)
lfdw   fr3, 0(r5)
```

```
fmadd  fr10, fr20, fr1, fr10
lfdu   fr4, 0(r5)
fmadd  fr11, fr20, fr2, fr11
fmadd  fr12, fr20, fr3, fr12
fmadd  fr13, fr20, fr4, fr13
```

Timing for this code sequence is shown in Table I-101. Note that this did not improve the flow of the instructions through the FPU pipeline (the limiting factor is that it takes two clock cycles to process each double-precision **fmadd**). The advantage in moving the load instructions (or other IU instructions) ahead of the floating-point instructions is that avoids stalls in the IU pipeline caused by the dependency checking logic.

Table I-102. Mixture of Floating-Point Loads and Floating-Point Accumulate Instructions Rearranged to Move the Loads Ahead of the Accumulates in Program Order

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA							
	CARB		lfdu 1	lfdu 2	lfdu 3	lfdu 4		
	CACC			lfdu 1	lfdu 2	lfdu 3	lfdu 4	
Dispatch	IQ7	fmadd 4						
	IQ6	fmadd 3						
	IQ5	fmadd 2	fmadd 4					
	IQ4	lfdu 4	fmadd 3					
	IQ3	fmadd 1	fmadd 2	fmadd 4				
	IQ2	lfdu 3	lfdu 4	fmadd 3	fmadd 4			
	IQ1	lfdu 2	lfdu 3	lfdu 4	fmadd 3	fmadd 4	fmadd 4	
	IQ0	lfdu 1	lfdu 2	lfdu 3	lfdu 4	fmadd 3	fmadd 3	fmadd 4
IU	ID	lfdu 1	lfdu 2	lfdu 3	lfdu 4	fmadd 3	fmadd 3	fmadd 4
	IE		lfdu 1, Tagfmadd 1	lfdu 2, Tagfmadd 2	lfdu 3	lfdu 4		Tagfmadd 3
	IC			lfdu 1, Tagfmadd 1	lfdu 2, Tagfmadd 2	lfdu 3	lfdu 4	
	IWA			lfdu 1	lfdu 2	lfdu 3	lfdu 4	
	IWL							
	FPSB							
	ISB							
FPU	F1			fmadd 2	fmadd 2	fmadd 2		fmadd 3
	FD		fmadd 1	fmadd 1	fmadd 1	fmadd 1	fmadd 2	fmadd 2
	FPM					fmadd 1	fmadd 1	fmadd 2
	FPA						fmadd 1	fmadd 1
	FWA							
	FWL				lfdu 1	lfdu 2	lfdu 3	lfdu 4
Notes			fmadd 1 stalls waiting for lfdu 1 data.	fmadd 2 stalls waiting for fmadd 1 to leave FD.			Since FD is empty fmadd 3 can dispatch.	

Table I-102. Mixture of Floating-Point Loads and Floating-Point Accumulate Instructions Rearranged to Move the Loads Ahead of the Accumulates in Program Order (Continued)

Pipeline Stage		Cycle Number						
Unit	Stage	8	9	10	11	12	13	14
Memory	FA							
	CARB							
	CACC							
Dispatch	IQ7							
	IQ6							
	IQ5							
	IQ4							
	IQ3							
	IQ2							
	IQ1							
	IQ0	fmadd 4						
IU	ID	fmadd 4						
	IE		Tag fmadd 4					
	IC	Tag fmadd 3		Tag fmadd 4				
	IWA							
	IWL							
	FPSB							
	ISB							
FPU	F1		fmadd 4					
	FD	fmadd 3	fmadd 3	fmadd 4	fmadd 4			
	FPM	fmadd 2	fmadd 3	fmadd 3	fmadd 4	fmadd 4		
	FPA	fmadd 2	fmadd 2	fmadd 3	fmadd 3	fmadd 4	fmadd 4	
	FWA	fmadd 1		fmadd 2		fmadd 3		fmadd 4
	FWL							
Notes		FD is empty so fmadd 4 can dispatch.						

Floating-point instructions that update the CR are interlocked with the IU pipeline to guarantee that the CR is written back in program order. The FPU updates the CR from the FWA stage. The IU updates the CR from the IE stage (except for **stwcx.** which updates the CR from IWA).

Example 5 shows that the FPU may have to wait on the IU and vice versa in order to keep the update of the CR in program order when the floating-point instruction has the RC bit set.

Example 5:

```
mullw. r3, r4, r5
```

```
fmadd. fr1, fr2, fr3, fr4
```

```
sraw. r10, r11, r12
```

Timing for this example is shown in Table I-103.

Table I-103. Stalls Caused by CR Update Synchronization on a Floating-Point Instruction with the RC Bit Set

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB						
	CACC						
Dispatch	IQ2	sraw.					
	IQ1	fmadd.	sraw.	sraw.	sraw.	sraw.	sraw.
	IQ0	mullw.	Tagfmadd	Tagfmadd	Tagfmadd	Tagfmadd	Tagfmadd
IU	ID	mullw.	Tagfmadd	Tagfmadd	Tagfmadd	Tagfmadd	Tagfmadd
	IE		mullw.	mullw.	mullw.	mullw.	mullw.
	IC						
	IWA						
	IWL						
	FPSB						
	ISB						
FPU	F1						
	FD		fmadd.	fmadd.			
	FPM			fmadd.	fmadd.		
	FPA				fmadd.	fmadd.	
	FWA						fmadd.
	FWL						
Notes							fmadd. stalls until the mullw. has written the CR, and the tag has moved into IC.

Table I-103. Stalls Caused by CR Update Synchronization on a Floating-Point Instruction with the RC Bit Set (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	7	8	9	10	11
Memory	FA					
	CARB					
	CACC					
Dispatch	IQ2					
	IQ1					
	IQ0	sraw.				
IU	ID	sraw.				
	IE	Tag fmadd	sraw.	sraw.	sraw.	
	IC	mullw.	Tag fmadd.			sraw.
	IWA	mullw.				sraw.
	IWL					
	FPSB					
	ISB					
FPU	F1					
	FD					
	FPM					
	FPA					
	FWA	fmadd.	fmadd.			
	FWL					
Notes		fmadd. is stalled until the mullw. has written the CR, and the tag has moved into IC.	fmadd. is updating the CR this cycle. The sraw. is stalled because the FPU is writing the CR.	The sraw. is held for one more cycle. It takes an extra cycle to start IE after the FPU has updated the CR.	sraw. is writing the CR on this cycle.	

Another stall mechanism is contained completely within the FPU. A floating-point instruction may stall in the FD stage if it needs the result of a preceding floating-point instruction that is in the FPM, the FPA, or the FWA stages. For this reason it is desirable to separate dependent operations as much as possible, by up to three instructions.

Example 6 shows one FPU instruction stalled in the FD stage:

Example 6:

```
fmr    fr3, fr4
```

fadd fr5, fr6, fr3

Timing for this example is shown in Table I-103.

Table I-103. Stall between Dependent Floating-Point Arithmetic Instructions

Pipeline Stage		Cycle Number								
Unit	Stage	1	2	3	4	5	6	7	8	9
Memory	FA									
	CARB									
	CACC									
Dispatch	IQ1	fadd								
	IQ0	fmr	fadd							
IU	ID									
	IE		Tag fmr	Tag fadd						
	IC			Tag fmr	Tag fadd					
	IWA									
	IWL									
	FPSB									
	ISB									
FPU	F1									
	FD		fmr	fadd	fadd	fadd	fadd			
	FPM			fmr				fadd		
	FPA				fmr				fadd	
	FWA					fmr				fadd
	FWL									
Notes				fadd stalled waiting for source register from fmr .						

Example 7 shows that nondependent instructions can be moved in between the dependent instructions to keep the FPU busy during the stall cycles in example 6. Example 7 shows insertion of two nondependent instructions (it could have been one, two, or three instructions).

Example 7:

fmr fr3, fr4

fadd fr10, fr11, fr12

fadd fr20, fr21, fr22

fadd fr5, fr6, fr3

Timing for this example is shown in Table I-104.

Table I-104. Inserting Nondependent Instructions in between Dependent Floating-Point Arithmetic Instructions

Pipeline Stage		Cycle Number								
Unit	Stage	1	2	3	4	5	6	7	8	9
Memory	FA									
	CARB									
	CACC									
Dispatch	IQ3	fadd 3								
	IQ2	fadd 2	fadd 3							
	IQ1	fadd 1	fadd 2	fadd 3						
	IQ0	fmr	fadd 1	fadd 2	fadd 3					
IU	ID									
	IE		Tag fmr	Tag fadd 1	Tag fadd 2	Tag fadd 3				
	IC			Tag fmr	Tag fadd 1	Tag fadd 2	Tag fadd 3			
	IWA									
	IWL									
	FPSB									
	ISB									
FPU	F1									
	FD		fmr	fadd 1	fadd 2	fadd 3	fadd 3			
	FPM			fmr	fadd 1	fadd 2		fadd 3		
	FPA				fmr	fadd 1	fadd 2		fadd	
	FWA					fmr	fadd 1	fadd 2		fadd
	FWL									
Notes				fadd 1 and fadd 2 do not stall because it does not depend on the result of the fmr .		fadd 3 stalled waiting for source register from fmr .				

The FPU can process stores in a special way to avoid having to have the store operation wait for a preceding ALU instruction to generate data to be stored. If the floating-point store is in FD stage and the ALU instruction that will generate that instruction is in FPM stage, then the store is folded onto the FPM. The store data is sent to the FPSB when the preceding ALU instruction is in FWA.

Example 8 shows a code sequence for which the FPU can fold out the store.

Example 8:

```
fadd    fr3, fr4, fr5
stfd    fr3, x'0000'(r5)
```

Timing for this example is shown in Table I-105.

Table I-105. Folding of a Floating-Point Store on to a Floating-Point Arithmetic Instruction

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB					stfd	
	CACC						stfd
Dispatch	IQ1	stfd					
	IQ0	fadd	stfd				
IU	ID		stfd				
	IE		Tagfadd	stfd			
	IC			Tagfadd	stfd		
	IWA						
	IWL						
	FPSB				stfd	stfd	
	ISB						
FPU	F1						
	FD		fadd	stfd			
	FPM			fadd			
	FPA				fadd, Tagstfd		
	FWA					fadd, Tagstfd	
	FWL						
Notes							

Example 9 shows a similar sequence where the store instruction must wait in FD for the preceding ALU instruction to complete.

Example 9:

```
fadd    fr3, fr4, fr5
fmr     fr10, fr11, fr12
stfd    fr3, x'0000'(r5)
```

Timing for this example is shown in Table I-106.

Table I-106. Folding of a Floating-Point Store onto a Floating-Point Arithmetic Instruction

Pipeline Stage		Cycle Number									
Unit	Stage	1	2	3	4	5	6	7	8	9	19
Memory	FA										
	CARB									stfd	
	CACC										stfd
Dispatch	IQ2	stfd									
	IQ1	fmr	stfd								
	IQ0	fadd	fmr	stfd							
IU	ID			stfd							
	IE		Tagfadd	Tagfmr	stfd						
	IC			Tagfadd	Tagfmr	stfd					
	IWA										
	IWL										
	FPSB					stfd	stfd	stfd	stfd	stfd	
	ISB										
FPU	F1										
	FD		fadd	fmr	stfd	stfd	stfd				
	FPM			fadd	fmr			stfd			
	FPA				fadd	fmr			stfd		
	FWA					fadd	fmr			stfd	
	FWL										
Notes					The stfd is held in FD because it is trying to read the target register of the fadd .		The stfd is held in the FPSB waiting for the store data from the FPU.				

The 601 does not support register renaming for either the IU or the FPU. This has certain consequences on the code generation. For code sequences without true data dependencies, code can be written using different registers for adjacent instructions.

Examples 10 and 11 show two code streams—example 10 uses fewer FPRs, but has poorer performance because there is no hardware renaming.

Example 10:

```
lfd    fr10, x'0'(r1)
fmadd  fr3, fr2, fr10, fr3
lfd    fr10, x'0'(r2)
fmadd  fr3, fr2, fr10, fr3
```

Timing for this example is shown in Table I-107.

Table I-107. No Hardware Register Renaming Mechanism Example—Code Written Assuming Hardware Renaming (Loads Have the Same Target Registers)

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB		lfd 1				lfd 2
	CACC			lfd 1			
Dispatch	IQ3	fmadd 2					
	IQ2	lfd 2					
	IQ1	fmadd 1	fmadd 2				
	IQ0	lfd 1	lfd 2				
IU	ID	lfd 1	lfd 2				
	IE		lfd 1, Tag fmadd 1	lfd 2, Tag fmadd 2	lfd 2, Tag fmadd 2	lfd 2, Tag fmadd 2	lfd 2, Tagfmadd 2
	IC			lfd 1, Tag fmadd 1			
	IWA						
	IWL						
	FPSB						
	ISB						
FPU	F1			fmadd 2	fmadd 2	fmadd 2	
	FD		fmadd 1	fmadd 1	fmadd 1	fmadd 1	fmadd 2
	FPM					fmadd 1	fmadd 1
	FPA						fmadd 1
	FWA						
	FWL				lfd 1		
Notes			fmadd 1 is stalled waiting on data from the lfd 1 .	lfd 2 is stalled waiting on fmadd 1 to leave FD. fmadd 2 stalls until FD is advancing.	fmadd 1 can start because the source data is available from lfd 1 . The fmadd 2 is stalled because the fmadd 1 is double-precision.	fmadd 1 will not be in FD next cycle, so the instruction in F1 can advance.	lfd 2 can arbitrate for the cache because the fmadd 1 has left the FD stage. fmadd 2 is stalled until data is available from lfd 2 .

**Table I-107. No Hardware Register Renaming Mechanism Example—Code Written Assuming Hardware Renaming (Loads Have the Same Target Registers)
(Continued)**

Pipeline Stage		Cycle Number					
Unit	Stage	7	8	9	10	11	12
Memory	FA						
	CARB						
	CACC	lfd 2					
Dispatch	IQ3						
	IQ2						
	IQ1						
	IQ0						
IU	ID						
	IE						
	IC	lfd 2, Tagfmadd 2					
	IWA						
	IWL						
	FPSB						
	ISB						
FPU	F1						
	FD	fmadd 2	fmadd 2	fmadd 2			
	FPM			fmadd 2	fmadd 2		
	FPA	fmadd 1			fmadd 2	fmadd 2	
	FWA		fmadd 1				fmadd 2
	FWL		lfd 2				
Notes			Data available from lfd 2 so fmadd 2 can start in FD. The fmadd is a double-precision operation, so it takes 2 cycles in each stage.				

Example 11 uses more FPRs, but has better performance because the second load does not have to wait on the first **fmadd** instruction.

Example 11:

```
lfd    fr10, x'0'(r1)
fmadd  fr3, fr2, fr10, fr3
lfd    fr11, x'0'(r2)
fmadd  fr3, fr2, fr11, fr3
```

Timing for this instruction is shown in Table I-108.

Table I-108. No Hardware Register Renaming Mechanism Example—Code Written Assuming No Hardware Register Renaming (The Loads Have Different Target Registers)

Pipeline Stage		Cycle Number					
Unit	Stage	1	2	3	4	5	6
Memory	FA						
	CARB		lfd 1	lfd 2			
	CACC			lfd 1	lfd 2		
Dispatch	IQ3	fmadd 2					
	IQ2	lfd 2					
	IQ1	fmadd 1	fmadd 2				
	IQ0	lfd 1	lfd 2				
IU	ID	lfd 1	lfd 2				
	IE		lfd 1, Tagfmadd 1	lfd 2, Tagfmadd 2			
	IC			lfd 1, Tagfmadd 1	lfd 2, Tagfmadd 2		
	IWA						
	IWL						
	FPSB						
	ISB						
FPU	F1			fmadd 2	fmadd 2	fmadd 2	
	FD		fmadd 1	fmadd 1	fmadd 1	fmadd 1	fmadd 2
	FPM					fmadd 1	fmadd 1
	FPA						fmadd 1
	FWA						
	FWL				lfd 1	lfd 2	
Notes			fmadd 1 is stalled waiting on data from the lfd 1 .	fmadd 2 is stalled until FD is advancing. The lfd 2 uses a different target register than the registers used by fmadd 1 , so the lfd 2 is not held.	fmadd 1 can start because the source data is available from lfd 1 . The fmadd 2 is stalled because the fmadd 1 is double-precision.	fmadd 1 will not be in FD next cycle, so the instruction in F1 can advance. lfd 2 data is written to the FPR.	

**Table I-108. No Hardware Register Renaming Mechanism Example—
Code Written Assuming No Hardware Register Renaming
(The Loads Have Different Target Registers) (Continued)**

Pipeline Stage		Cycle Number			
Unit	Stage	7	8	9	10
Memory	FA				
	CARB				
	CACC				
Dispatch	IQ3				
	IQ2				
	IQ1				
	IQ0				
IU	ID				
	IE				
	IC				
	IWA				
	IWL				
	FPSB				
	ISB				
FPU	F1				
	FD	fmadd 2			
	FPM	fmadd 2	fmadd 2		
	FPA	fmadd 1	fmadd 2	fmadd 2	
	FWA		fmadd 1		fmadd 2
	FWL				
Notes					

Example 12 shows a stream of integer loads and stores feeding into the IU. They will execute one per cycle as long as they hit in the cache, have their translation in the TLB, and the load targets are requested at least two cycles ahead of when they are used.

Example 12:

```

lwu    r1, x'4'(r10)
lwu    r2, x'4'(r10)
lwu    r3, x'4'(r10)
lwu    r4, x'4'(r10)
stwu   r1, x'4'(r12)
stwu   r2, x'4'(r12)

```

```
stwu    r3, x'4'(r12)
```

```
stwu    r4, x'4'(r12)
```

Timing for this example is shown in Table I-109. There are no stall cycles in this sequence of code. This sequence might be useful in a loop that is copying data from one location to another. .

Table I-109. Sequence of Integer Load and Store Instructions

Pipeline Stage		Cycle Number									
Unit	Stage	1	2	3	4	5	6	7	8	9	10
Memory	FA										
	CARB		lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4	
	CACC			lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4
Dispatch	IQ7	stwu 4									
	IQ6	stwu 3	stwu 4								
	IQ5	stwu 2	stwu 3	stwu 4							
	IQ4	stwu 1	stwu 2	stwu 3	stwu 4						
	IQ3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4					
	IQ2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4				
	IQ1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4			
	IQ0	lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4		
IU	ID	lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4		
	IE		lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4	
	IC			lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4
	IWA			lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4
	IWL				lwu 1	lwu 2	lwu 3	lwu 4			
	FPSB										
	ISB			lwu 1	lwu 2	lwu 3	lwu 4	stwu 1	stwu 2	stwu 3	stwu 4
Notes											

Floating-point load instructions flow through the pipeline in the same way as integer loads with the exception of the write back stage. Floating-point stores, however, cannot be placed consecutively in the instruction stream without incurring some cycles because the FPSB is not handled as efficiently as the ISB stage. Example 13 shows a sequence of floating-point loads and stores. The loads do not stall in the pipeline like the stores do.

Example 13:

```
lfsu    fr1, x'4'(r10)
lfsu    fr2, x'4'(r10)
lfsu    fr3, x'4'(r10)
lfsu    fr4, x'4'(r10)
stfsu   fr1, x'4'(r12)
stfsu   fr2, x'4'(r12)
stfsu   fr3, x'4'(r12)
stfsu   fr4, x'4'(r12)
```

For a series of floating-point store instructions, the maximum throughput is one floating-point store every three processor cycles. Each store holds in FWA for two cycles and this freezes the entire FPU pipeline. Therefore, one cannot schedule floating-point instructions in between the float stores to improve throughput in the floating-point unit. Because the float stores also take up a position in the integer pipeline, there is no opportunity to schedule in integer instructions and improve throughput in the integer pipeline. The timings for example 13 would be the same if the instructions were double-precision loads and stores (assuming proper data alignment). Assuming that example 13 used double-precision instructions, it would take 12 cycles to transfer 4 words of data using the floating-point instructions. However, notice that it will take only 10 cycles to transfer 4 words of data using the integer loads or stores. The conclusion is that it is more efficient to do even large data move operations with integer loads and stores than with floating-point loads or stores.

Table I-110. Sequence of Floating-Point Load and Store Instructions

Pipeline Stage		Cycle Number						
Unit	Stage	1	2	3	4	5	6	7
Memory	FA							
	CARB		lfsu 1	lfsu 2	lfsu 3	lfsu 4		
	CACC			lfsu 1	lfsu 2	lfsu 3	lfsu 4	
Dispatch	IQ7	stfsu 4						
	IQ6	stfsu 3	stfsu 4					
	IQ5	stfsu 2	stfsu 3	stfsu 4				
	IQ4	stfsu 1	stfsu 2	stfsu 3	stfsu 4			
	IQ3	lfsu 4	stfsu 1	stfsu 2	stfsu 3	stfsu 4		
	IQ2	lfsu 3	lfsu 4	stfsu 1, Tagstfsu 1	stfsu 2, Tagstfsu 2	stfsu 3	stfsu 4	
	IQ1	lfsu 2	lfsu 3	lfsu 4	stfsu 1, Tagstfsu 1	stfsu 2, Tagstfsu 2	stfsu 3	stfsu 4
	IQ0	lfsu 1	lfsu 2	lfsu 3	lfsu 4	stfsu 1, Tagstfsu 1	stfsu 2, Tagstfsu 2	stfsu 3, Tagstfsu 3
IU	ID	lfsu 1	lfsu 2	lfsu 3	lfsu 4	stfsu 1, Tagstfsu 1	stfsu 2, Tagstfsu 2	stfsu 3, Tagstfsu 3
	IE		lfsu 1	lfsu 2	lfsu 3	lfsu 4	stfsu 1, Tagstfsu 1	stfsu 2, Tagstfsu 2
	IC			lfsu 1	lfsu 2	lfsu 3	lfsu 4	stfsu 1, Tagstfsu 1
	IWA			lfsu 1	lfsu 2	lfsu 3	lfsu 4	stfsu 1
	IWL							
	FPSB							stfsu 1
	ISB			lfsu 1	lfsu 2	lfsu 3	lfsu 4	
FPU	F1				stfsu 2	stfsu 2		
	FD			stfsu 1	stfsu 1	stfsu 1	stfsu 2	stfsu 3
	FPM						stfsu 1	stfsu 2
	FPA							stfsu 1
	FWA							
	FWL				lfsu 1	lfsu 2	lfsu 3	lfsu 4
Notes				Store waiting on data from load.				

Table I-110. Sequence of Floating-Point Load and Store Instructions (Continued)

Pipeline Stage		Cycle Number				
Unit	Stage	8	9	10	11	12
Memory	FA					
	CARB	stfsu 1			stfsu 2	
	CACC		stfsu 1			stfsu 2
Dispatch	IQ7					
	IQ6					
	IQ5					
	IQ4					
	IQ3					
	IQ2					
	IQ1					
	IQ0					
IU	ID					
	IE	stfsu 2, Tagstfsu 2	stfsu 2, Tagstfsu 2	stfsu 3, Tagstfsu 3	stfsu 3, Tagstfsu 3	stfsu 3, Tagstfsu 3
	IC			stfsu 2, Tagstfsu 2		
	IWA			stfsu 2		
	IWL					
	FPSB	stfsu 1	stfsu 1	stfsu 2	stfsu 2	stfsu 2
	ISB					
FPU	F1					
	FD	stfsu 4				
	FPM	stfsu 3	stfsu 4	stfsu 4	stfsu 4	
	FPA	stfsu 2	stfsu 3	stfsu 3	stfsu 3	stfsu 4
	FWA	stfsu 1	stfsu 2	stfsu 2	stfsu 2	stfsu 3
	FWL					
Notes		FPSB hold for successful access to cache. IE hold until FPSB not held.	FWA held until tag clears IC. FWA hold causes the rest of FPU to hold.	FPSB hold for successful access to cache. IE hold until FPSB not held. FWA hold causes the rest of FPU to hold.	FPSB hold for successful access to cache. IE hold until FPSB not held.	FWA held until tag clears IC. FWA hold causes the rest of FPU to hold.

Table I-110. Sequence of Floating-Point Load and Store Instructions (Continued)

Pipeline Stage		Cycle Number					
Unit	Stage	13	14	15	16	17	18
Memory	FA						
	CARB		stfsu 3			stfsu 4	
	CACC			stfsu 3			stfsu 4
Dispatch	IQ7						
	IQ6						
	IQ5						
	IQ4						
	IQ3						
	IQ2						
	IQ1						
	IQ0						
IU	ID						
	IE	stfsu 4, Tagstfsu 4	stfsu 4, Tagstfsu 4	stfsu 4, Tagstfsu 4			
	IC	stfsu 3, Tagstfsu 3			stfsu 4, Tagstfsu 4		
	IWA	stfsu 3			stfsu 4		
	IWL						
	FPSB	stfsu 3	stfsu 3	stfsu 3	stfsu 4	stfsu 4	stfsu 4
	ISB						
FPU	F1						
	FD						
	FPM						
	FPA	stfsu 4	stfsu 4				
	FWA	stfsu 3	stfsu 3	stfsu 4	stfsu 4	stfsu 4	
	FWL						
Notes		FPSB hold for successful CACC. IE hold until FPSB not held. FWA held until tag clears IC. FWA hold causes the rest of FPU to hold.	FPSB hold for successful access to cache. IE hold until FPSB not held.	FWA hold for tag to clear.	FWA hold for tag to clear. FPSB hold until successful CACC.		



© Motorola Inc. 1995

Portions hereof © International Business Machines Corp. 1991–1995. All rights reserved.

This document contains information on a new product under development by Motorola and IBM. Motorola and IBM reserve the right to change or discontinue this product without notice. Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright or patent licenses granted hereunder by Motorola or IBM to design, modify the design of, or fabricate circuits based on the information in this document.

The PowerPC 601 microprocessor embodies the intellectual property of Motorola and of IBM. However, neither Motorola nor IBM assumes any responsibility or liability as to any aspects of the performance, operation, or other attributes of the microprocessor as marketed by the other party or by any third party. Neither Motorola nor IBM is to be considered an agent or representative of the other, and neither has assumed, created, or granted hereby any right or authority to the other, or to any third party, to assume or create any express or implied obligations on its behalf. Information such as data sheets, as well as sales terms and conditions such as prices, schedules, and support, for the product may vary as between parties selling the product. Accordingly, customers wishing to learn more information about the products as marketed by a given party should contact that party.

Both Motorola and IBM reserve the right to modify this manual and/or any of the products as described herein without further notice. **NOTHING IN THIS MANUAL, NOR IN ANY OF THE ERRATA SHEETS, DATA SHEETS, AND OTHER SUPPORTING DOCUMENTATION, SHALL BE INTERPRETED AS THE CONVEYANCE BY MOTOROLA OR IBM OF AN EXPRESS WARRANTY OF ANY KIND OR IMPLIED WARRANTY, REPRESENTATION, OR GUARANTEE REGARDING THE MERCHANTABILITY OR FITNESS OF THE PRODUCTS FOR ANY PARTICULAR PURPOSE.** Neither Motorola nor IBM assumes any liability or obligation for damages of any kind arising out of the application or use of these materials. Any warranty or other obligations as to the products described herein shall be undertaken solely by the marketing party to the customer, under a separate sale agreement between the marketing party and the customer. In the absence of such an agreement, no liability is assumed by Motorola, IBM, or the marketing party for any damages, actual or otherwise.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals," must be validated for each customer application by customer's technical experts. Neither Motorola nor IBM convey any license under their respective intellectual property rights nor the rights of others. Neither Motorola nor IBM makes any claim, warranty, or representation, express or implied, that the products described in this manual are designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or death may occur. Should customer purchase or use the products for any such unintended or unauthorized application, customer shall indemnify and hold Motorola and IBM and their respective officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola or IBM was negligent regarding the design or manufacture of the part.

Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM and IBM logo are registered trademarks, and IBM Microelectronics is a trademark of International Business Machines Corp. The PowerPC name, PowerPC logotype, PowerPC 601, PowerPC 603, PowerPC 603e, PowerPC Architectur, and POWER Architecture are trademarks of International Business Machines Corp. used by Motorola under license from International Business Machines Corp. International Business Machines Corp. is an Equal Opportunity/Affirmative Action Employer.
