



APPENDIX A ELECTRICAL CHARACTERISTICS

This appendix contains electrical specification tables and reference timing diagrams for MC68336 and MC68376 microcontroller units.

Table A-1 Maximum Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage ^{1, 2, 7}	V _{DD}	- 0.3 to + 6.5	V
2	Input Voltage ^{11, 22, 3, 55, 77}	V _{in}	- 0.3 to + 6.5	V
3	Instantaneous Maximum Current Single pin limit (applies to all pins) ^{11, 55, 66, 77}	I _D	25	mA
4	Operating Maximum Current Digital Input Disruptive Current $^{4, 5, 6, 7, 8}$ $V_{NEGCLMAP} \cong -0.3 V$ $V_{POSCLAMP} \cong V_{DD} + 0.3$	I _{ID}	- 500 to 500	μΑ
5	Operating Temperature Range MC68336/376 "C" Suffix MC68336/376 "V" Suffix MC68336/376 "M" Suffix	T _A	T _L to T _H - 40 to 85 - 40 to 105 - 40 to 125	°C
6	Storage Temperature Range	T _{stg}	- 55 to 150	°C

NOTES:

- Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
- 2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
- 3. All pins except TSTME/TSC.
- 4. All functional non-supply pins are internally clamped to V_{SS} . All functional pins except EXTAL and XFC are internally clamped to V_{DD} . Does not include QADC pins (refer to **Table A-11**).
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions.
- 7. This parameter is periodically sampled rather than 100% tested.
- 8. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

Go to: www.freescale.com



Table A-2 Typical Ratings



Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V_{DD}	5.0	V
2	Operating Temperature	T _A	25	°C
3	V _{DD} Supply Current RUN LPSTOP, VCO off LPSTOP, External clock, maxi f _{sys}	I _{DD}	113 125 3.75	mA μA mA
4	Clock Synthesizer Operating Voltage	V _{DDSYN}	5.0	V
5	V _{DDSYN} Supply Current VCO on, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, VCO off V _{DD} powered down	I _{DDSYN}	1.0 5.0 100 50	mA mA μA μA
6	RAM Standby Voltage	V _{SB}	3.0	V
7	RAM Standby Current Normal RAM operation Standby operation	I _{SB}	7.0 40	μ Α μ Α
8	Power Dissipation	P _D	570	mW

Table A-3 Thermal Characteristics

Num	Rating	Symbol	Value	Unit
1	Thermal Resistance Plastic 160-Pin Surface Mount	θ_{JA}	37	°C/W

The average chip-junction temperature (TJ) in C can be obtained from:

$$T_{,I} = T_A + (P_D \times \Theta_{,IA}) \qquad (1)$$

where:

T_A = Ambient Temperature, °C

 Θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$, Watts — Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_I + 273^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:


$$K = P_D + (T_A + 273^{\circ}C) + \Theta_{JA} \times P_D$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

Go to: www.freescale.com



Table A-4 Clock Control Timing





Num	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range	f _{ref}	4.194	5.243	MHz
2	System Frequency ¹ On-Chip PLL System Frequency External Clock Operation	f _{sys}	dc f _{ref} /32 dc	20.97 20.97 20.97	MHz
3	PLL Lock Time ^{2, 3, 4, 5}	t _{lpII}	_	20	ms
4	VCO Frequency ⁶	f _{VCO}	_	2 (f _{sys} max)	MHz
5	Limp Mode Clock Frequency SYNCR X bit = 0 SYNCR X bit = 1	f _{limp}	_	f _{sys} max/2 f _{sys} max	MHz
6	CLKOUT Jitter ^{2, 3, 4, 7} Short term (5 μs interval) Long term (500 μs interval)	J _{clk}	-0.625 -0.0625	-0.625 -0.0625	%


NOTES:

- 1. All internal registers retain data at 0 Hz.
- 2. This parameter is periodically sampled rather than 100% tested.
- 3. Assumes that a low-leakage external filter network is used to condition clock synthesizer input voltage. Total external resistance from the XFC pin due to external leakage must be greater than 15 $M\Omega$ to guarantee this specification. Filter network geometry can vary depending upon operating environment.
- 4. Proper layout procedures must be followed to achieve specifications.
- 5. Assumes that stable V_{DDSYN} is applied, and that the crystal oscillator is stable. Lock time is measured from the time V_{DD} and V_{DDSYN} are valid until RESET is released. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
- 6. Internal VCO frequency (f_{VCO}) is determined by SYNCR W and Y bit values. The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop. When X = 0, the divider is enabled, and $f_{sys} = f_{VCO} \div 4$. When X = 1, the divider is disabled, and $f_{sys} = f_{VCO} \div 2$. X must equal one when operating at maximum specified f_{sys} .
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SS} and variation in crystal oscillator frequency increase the J_{clk} percentage for a given interval. When jitter is a critical constraint on control system operation, this parameter should be measured during functional testing of the final system.

Go to: www.freescale.com



Table A-5 DC Characteristic s





Num	Characteristic	Symbol	Min	Max	Unit
1	Input High Voltage	V _{IH}	0.7 (V _{DD})	V _{DD} + 0.3	V
2	Input Low Voltage	V _{IL}	$V_{SS} - 0.3$		V
3	Input Hysteresis 1	V _{HYS}	0.5	_	V
4	Input Leakage Current ² $V_{in} = V_{DD} \text{ or } V_{SS} \text{Input-only pins}$	I _{in}	-2.5	2.5	μА
5	High Impedance (Off-State) Leakage Current ²² $V_{in} = V_{DD}$ or V_{SS} All input/output and output pins	l _{oz}	-2.5	2.5	μА
6	CMOS Output High Voltage ^{22, 3} $I_{OH} = -10.0 \mu\text{A}$ Group 1, 2, 4 input/output and all output pins	V _{OH}	V _{DD} – 0.2	l	V
7	CMOS Output Low Voltage ²² $I_{OL} = 10.0 \mu A$ Group 1, 2, 4 input/output and all output pins	V _{OL}	_	0.2	V
8	Output High Voltage ^{22, 33} $I_{OH} = -0.8 \text{ mA}$ Group 1, 2, 4 input/output and all output pins	V _{OH}	V _{DD} – 0.8	_	V
9	Output Low Voltage 22 $I_{OL} = 1.6 \text{ mA}$ Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, $\overline{\text{IP-}}$ $\overline{\text{IPE}}$ $I_{OL} = 5.3 \text{ mA}$ Group 2 and Group 4 I/O Pins, $\overline{\text{CSBOOT}}$, $\overline{\text{BG/CS}}$ $I_{OL} = 12 \text{ mA}$ Group 3	V _{OL}		0.4 0.4 0.4	V
10	Three State Control Input High Voltage	V _{IHTSC}	1.6 (V _{DD})	9.1	V
11	Data Bus Mode Select Pull-up Current V _{in} = V _{IL} DATA[15:0] V _{in} = V _{IH} DATA[15:0]	I _{MSP}	_ -15	-120 	μА
12A	MC68336 V _{DD} Supply Current ⁵ RUN ⁶ RUN, TPU emulation mode LPSTOP, 4.194 MHz crystal, VCO Off (STSIM = 0) LPSTOP (External clock input frequency = maximum f _{sys})	I _{DD} I _{DD} S _{IDD} S _{IDD}		140 150 3 7	mA mA mA
12B	MC68376 V _{DD} Supply Current ⁵ RUN ⁶ RUN, TPU emulation mode LPSTOP, 4.194 MHz crystal, VCO Off (STSIM = 0) LPSTOP (External clock input frequency = maximum f _{sys})	I _{DD} I _{DD} S _{IDD} S _{IDD}	_ _ _ _	150 160 3 7	mA mA mA
13	Clock Synthesizer Operating Voltage	V _{DDSYN}	4.75	5.25	V
14	V _{DDSYN} Supply Current ⁵⁵ 4.194 MHz crystal, VCO on, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, 4.194 MHz crystal, VCO off (STSIM = 0) 4.194 MHz crystal, V _{DD} powered down	IDDSYN IDDSYN SIDDSYN IDDSYN	_ _ _ _	3 5 3 3	mA mA mA

MC68336/376 USER'S MANUAL **ELECTRICAL CHARACTERISTICS**

MOTOROLA



Table A-5 DC Characteristics (Continued)

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$



Num	Characteristic	Symbol	Min	Max	Unit
15	RAM Standby Voltage ⁷ Specified V _{DD} applied V _{DD} = V _{SS}	V _{SB}	0.0 3.0	5.25 5.25	V
16	RAM Standby Current ^{55, 77, 8} Normal RAM operation $V_{DD} > V_{SB} - 0.5 \text{ V}$ Transient condition $V_{SB} - 0.5 \text{ V} \geq V_{DD} \geq V_{SS} + 0.5 \text{ V}$ Standby operation $V_{DD} < V_{SS} + 0.5 \text{ V}$	l _{SB}	 - -	10 3 100	μΑ mA μΑ
17A	MC68336 Power Dissipation 9	P _D	_	756	mW
17B	MC68376 Power Dissipation ⁹	P _D	_	809	mW
18	Input Capacitance ^{22, 10} All input-only pins All input/output pins	C _{in}		10 20	pF
19	Load Capacitance ²² Group 1 I/O Pins and CLKOUT, FREEZE/QUOT, IPIPE Group 2 I/O Pins and CSBOOT, BG/CS Group 3 I/O pins Group 4 I/O pins	C _L	1111	90 100 130 200	pF

NOTES:

1. Applies to:

Port E[7:4] — SIZ[1:0], \overline{AS} , \overline{DS}

Port F[7:0] — IRQ[7:1], MODCLK

Port QS[7:0] — TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO

TPUCH[15:0], T2CLK, CPWM[8:5], CTD[4:3], CTD[10:9], CTM2C

BKPT/DSCLK, IFETCH, RESET, RXD, TSTME/TSC

EXTAL (when PLL enabled)

2. Input-Only Pins: EXTAL, TSTME/TSC, BKPT, PAI, T2CLK, RXD, CTM2C Output-Only Pins: CSBOOT, BG/CS, CLKOUT, FREEZE/QUOT, IPIPE

Input/Output Pins:

Group 1: DATA[15:0], IFETCH, TPUCH[15:0], CPWM[8:5], CTD[4:3], CTD[10:9]

Group 2: Port C[6:0] — ADDR[22:19]/CS[9:6], FC[2:0]/CS[5:3]

Port E[7:0] — SIZ[1:0], AS, DS, AVEC, RMC, DSACK[1:0]

Port F[7:0] — IRQ[7:1], MODCLK

Port QS[7:3] — TXD, PCS[3:1], PCS0/SS

ADDR23/CS10/ECLK, ADDR[18:0], R/W, BERR, BR/CS0, BGACK/CS2

Group 3: HALT, RESET

Group 4: MISO, MOSI, SCK

- Pin groups do not include QADC pins. See **Tables A-11** through **A-14** for information concerning the QADC.

 3. Does not apply to HALT and RESET because they are open drain pins. Does not apply to port QS[7:0] (TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO) in wired-OR mode.
- 4. Use of an active pulldown device is recommended.
- 5. Total operating current is the sum of the appropriate I_{DD} , I_{DDSYN} , and I_{SB} values. I_{DD} values include supply currents for device modules powered by V_{DDE} and V_{DDI} pins.
- 6. Current measured at maximum system clock frequency, all modules active.
- 7. The SRAM module will not switch into standby mode as long as V_{SB} does not exceed V_{DD} by more than 0.5 volts. The SRAM array cannot be accessed while the module is in standby mode.
- 8. When V_{DD} is transitioning during power-up or power down sequence, and V_{SB} is applied, current flows between the V_{STBY} and V_{DD} pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the V_{DD} and V_{STBY} pins can contribute to this condition.
- 9. Power dissipation measured at system clock frequency, all modules active. Power dissipation can be calculated using the following expression:

 $P_D = Maximum V_{DD} (Run I_{DD} + I_{DDSYN} + I_{SB}) + Maximum V_{DDA} (I_{DDA})$


10. This parameter is periodically sampled rather than 100% tested.

MC68336/376 **USER'S MANUAL** **ELECTRICAL CHARACTERISTICS**

MOTOROLA



Table A-6 AC Timin g





Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation ²	f _{sys}	_	20.97	MHz
1	Clock Period	t _{cyc}	47.7	_	ns
1A	ECLK Period	t _{Ecyc}	381	_	ns
1B	External Clock Input Period ³	t _{Xcyc}	47.7		ns
2, 3	Clock Pulse Width	t _{CW}	18.8	_	ns
2A, 3A	ECLK Pulse Width	t _{ECW}	183	_	ns
2B, 3B	External Clock Input High/Low Time ³	t _{XCHL}	23.8	_	ns
3, 4	Clock Rise and Fall Time	t _{Crf}	_	5	ns
4A, 5A	Rise and Fall Time — All Outputs except CLKOUT	t _{rf}	_	8	ns
4B, 5B	External Clock Rise and Fall Time ⁴	t _{XCrf}	_	5	ns
4	Clock High to Address, FC, SIZE, RMC Valid	t _{CHAV}	0	23	ns
5	Clock High to Address, Data, FC, SIZE, RMC High Impedance	t _{CHAZx}	0	47	ns
6	Clock High to Address, FC, SIZE, RMC Invalid ⁵	t _{CHAZn}	0	_	ns
7	Clock Low to AS, DS, CS Asserted	t _{CLSA}	0	23	ns
8A	AS to DS or CS Asserted (Read) ⁶	t _{STSA}	-10	10	ns
8C	Clock Low to IFETCH, IPIPE Asserted	t _{CLIA}	2	22	ns
11	Address, FC, SIZE, RMC Valid to AS, CS Asserted	t _{AVSA}	10	_	ns
12	Clock Low to AS, DS, CS Negated	t _{CLSN}	2	23	ns
12A	Clock Low to IFETCH, IPIPE Negated	t _{CLIN}	2	22	ns
13	AS, DS, CS Negated to Address, FC, SIZE Invalid (Address Hold)	t _{SNAI}	10	_	ns
14	AS, CS Width Asserted	t _{SWA}	80		ns
14A	DS, CS Width Asserted (Write)	t _{SWAW}	36		ns
14B	AS, CS Width Asserted (Fast Write Cycle)	t _{SWDW}	32	_	ns
15	AS, DS, CS Width Negated ⁷	t _{SN}	32	_	ns
16	Clock High to AS, DS, R/W High Impedance	t _{CHSZ}	_	47	ns
17	\overline{AS} , \overline{DS} , \overline{CS} Negated to R/ \overline{W} Negated	t _{SNRN}	10	1	ns
18	Clock High to R/W High	t _{CHRH}	0	23	ns
20	Clock High to R/W Low	t _{CHRL}	0	23	ns
21	R/W Asserted to AS, CS Asserted	t _{RAAA}	10	_	ns
22	R/W Low to DS, CS Asserted (Write)	t _{RASA}	54	_	ns
23	Clock High to Data Out Valid	t _{CHDO}	_	23	ns
24	Data Out Valid to Negating Edge of AS, CS	t _{DVASN}	10	_	ns
25	DS, CS Negated to Data Out Invalid (Data Out Hold)	t _{SNDOI}	10	_	ns
26	Data Out Valid to DS, CS Asserted (Write)	t _{DVSA}	10		ns
27	Data In Valid to Clock Low (Data Setup) ⁵	t _{DICL}	5	_	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	t _{BELCL}	15	_	ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	t _{SNDN}	0	60	ns
29	DS, CS Negated to Data In Invalid (Data In Hold)	t _{SNDI}	0		ns



Table A-6 AC Timing (Continued)

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$



Num	Characteristic	Symbol	Min	Max	Unit
29A	DS, CS Negated to Data In High Impedance ^{88, 9}	t _{SHDI}	_	48	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) ⁸⁸	t _{CLDI}	10	_	ns
30A	CLKOUT Low to Data In High Impedance ⁸⁸	t _{CLDH}	_	72	ns
31	DSACK[1:0] Asserted to Data In Valid ¹⁰	t _{DADI}	_	46	ns
33	Clock Low to BG Asserted/Negated	t _{CLBAN}	_	23	ns
35	BR Asserted to BG Asserted (RMC Not Asserted) 11	t _{BRAGA}	1	_	t _{cyc}
37	BGACK Asserted to BG Negated	t _{GAGN}	1	2	t _{cyc}
39	BG Width Negated	t _{GH}	2	_	t _{cyc}
39A	BG Width Asserted	t _{GA}	1	_	t _{cyc}
46	R/W Width Asserted (Write or Read)	t _{RWA}	115	_	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	t _{RWAS}	70	_	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t _{AIST}	5	_	ns
47B	Asynchronous Input Hold Time	t _{AIHT}	12	_	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted ¹²	t _{DABA}	_	30	ns
53	Data Out Hold from Clock High	t _{DOCH}	0	_	ns
54	Clock High to Data Out High Impedance	t _{CHDH}	_	23	ns
55	R/W Asserted to Data Bus Impedance Change	t _{RADC}	32	_	ns
56	RESET Pulse Width (Reset Instruction)	t _{HRPW}	512	_	t _{cyc}
57	BERR Negated to HALT Negated (Rerun)	t _{BNHN}	0	_	ns
70	Clock Low to Data Bus Driven (Show)	t _{SCLDD}	0	23	ns
71	Data Setup Time to Clock Low (Show)	t _{SCLDS}	10	_	ns
72	Data Hold from Clock Low (Show)	t _{SCLDH}	10	_	ns
73	BKPT Input Setup Time	t _{BKST}	10	_	ns
74	BKPT Input Hold Time	t _{BKHT}	10	_	ns
75	Mode Select Setup Time	t _{MSS}	20	_	t _{cyc}
76	Mode Select Hold Time	t _{MSH}	0	_	ns
77	RESET Assertion Time ¹³	t _{RSTA}	4	_	t _{cyc}
78	RESET Rise Time ^{14, 15}	t _{RSTR}	_	10	t _{cyc}

- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- 2. The base configuration of the MC68336/376 requires a 20.97 MHz crystal reference.
- 3. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable t_{Xcyc} period is reduced when the duty cycle of the external clock signal varies. The relationship between external clock input duty cycle and minimum t_{Xcyc} is expressed:

 Minimum t_{Xcyc} period = minimum t_{XCHL} / (50% –external clock input duty cycle tolerance).

 4. Parameters for an external clock signal applied while the internal PLL is disabled (MODCLK pin held low during
- reset). Does not pertain to an external VCO reference applied while the PLL is enabled (MODCLK pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal. If transitions occur within the correct clock period, rise/fall times and duty cycle are not critical.
- 5. Address access time = $(2.5 + WS) t_{cyc} t_{CHAV} t_{DICL}$ Chip select access time = $(2 + WS) t_{cyc} t_{LSA} t_{DICL}$ Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = -1.


MC68336/376 **USER'S MANUAL** **ELECTRICAL CHARACTERISTICS**



6. Specification 9A is the worst-case skew between \overline{AS} and \overline{DS} or \overline{CS} . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause \overline{AS} and \overline{DS} to fall outside the limits shown in specification 9.




- 7. If multiple chip selects are used, $\overline{\text{CS}}$ width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The $\overline{\text{CS}}$ width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- 8. Hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
- 9. Maximum value is equal to $(t_{cvc}/2) + 25$ ns.
- 10. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup time (specification 31) and DSACK[1:0] low to BERR low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
- 11. To ensure coherency during every operand transfer, \overline{BG} will not be asserted in response to \overline{BR} until after all cycles of the current operand transfer are complete and \overline{RMC} is negated.
- 12. In the absence of DSACK[1:0], BERR is an asynchronous input using the asynchronous setup time (specification 47A).
- 13. After external $\overline{\text{RESET}}$ negation is detected, a short transition period (approximately 2 t_{cyc}) elapses, then the SIM drives $\overline{\text{RESET}}$ low for 512 t_{cvc} .
- 14. External assertion of the RESET input can overlap internally-generated resets. To insure that an external reset is recognized in all cases, RESET must be asserted for at least 590 CLKOUT cycles.
- 15. External logic must pull RESET high during this period in order for normal MCU operation to begin.



68300 CLKOUT TIN

Figure A-1 CLKOUT Output Timing Diagram




NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% V_{DD} . PULSE WIDTH SHOWN WITH RESPECT TO 50% V_{DD} .

68300 EXT CLK INPUT T

Figure A-2 External Clock Input Timing Diagram








NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% $\rm V_{DD}$.

68300 ECLK OUTPUT TI

Figure A-3 ECLK Output Timing Diagram








68300 RD CYC TIM

Figure A-4 Read Cycle Timing Diagram








68300 WR CYC TIN

Figure A-5 Write Cycle Timing Diagram







68300 FAST RD CYC TIN

Figure A-6 Fast Termination Read Cycle Timing Diagram



CLKOUT

ADDR[23:0]

FC[2:0]

SIZ[1:0]

 $\overline{\mathsf{AS}}$

CS


R/W

DATA[15:0]

BKPT

(20)

(9)




68300 FAST WR CYC TIN

Figure A-7 Fast Termination Write Cycle Timing Diagram








68300 BUS ARB TIM

Figure A-8 Bus Arbitration Timing Diagram — Active Bus Case






68300 BUS ARB TIM IDL

Figure A-9 Bus Arbitration Timing Diagram — Idle Bus Case







NOTE:


Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.

68300 SHW CYC TIM

Figure A-10 Show Cycle Timing Diagram







68300 CHIP SEL TIN

Figure A-11 Chip-Select Timing Diagram




Figure A-12 Reset and Mode Select Timing Diagram



Table A-7 Background Debug Mode Timing


 $(V_{DD} = 5.0 \text{ Vdc } \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$



Num	Characteristic	Symbol	Min	Max	Unit
В0	DSI Input Setup Time	t _{DSISU}	15	_	ns
B1	DSI Input Hold Time	t _{DSIH}	10	_	ns
B2	DSCLK Setup Time	t _{DSCSU}	15	_	ns
В3	DSCLK Hold Time	t _{DSCH}	10	_	ns
B4	DSO Delay Time	t _{DSOD}	_	25	ns
B5	DSCLK Cycle Time	t _{DSCCYC}	2	_	t _{cyc}
В6	CLKOUT Low to FREEZE Asserted/Negated	t _{FRZAN}	_	50	ns
B7	CLKOUT High to IFETCH High Impedance	t _{IPZ}	_	TBD	ns
B8	CLKOUT High to IFETCH Valid	t _{IP}	_	TBD	ns
B9	DSCLK Low Time	t _{DSCLO}	1	_	t _{cyc}

NOTES:

1. All AC timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels unless otherwise noted.



68300 BKGD DBM SER COM T

Figure A-13 Background Debugging Mode Timing — Serial Communication





Figure A-14 Background Debugging Mode Timing — Freeze Assertion



Table A-8 ECLK Bus Timing





Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid ²	t _{EAD}	_	48	ns
E2	ECLK Low to Address Hold	t _{EAH}	10	_	ns
E3	ECLK Low to CS Valid (CS delay)	t _{ECSD}	_	120	ns
E4	ECLK Low to CS Hold	t _{ECSH}	10	_	ns
E5	CS Negated Width	t _{ECSN}	25	_	ns
E6	Read Data Setup Time	t _{EDSR}	25	_	ns
E7	Read Data Hold Time	t _{EDHR}	5	_	ns
E8	ECLK Low to Data High Impedance	t _{EDHZ}	_	48	ns
E9	CS Negated to Data Hold (Read)	t _{ECDH}	0	_	ns
E10	CS Negated to Data High Impedance	t _{ECDZ}	_	1	t _{cyc}
E11	ECLK Low to Data Valid (Write)	t _{EDDW}	_	2	t _{cyc}
E12	ECLK Low to Data Hold (Write)	t _{EDHW}	10	_	ns
E13	Address Access Time (Read) ³	t _{EACC}	308	_	ns
E14	Chip Select Access Time (Read) ⁴	t _{EACS}	236	_	ns
E15	Address Setup Time	t _{EAS}	1/2	_	t _{cyc}

- All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
 When the previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
 Address access time = t_{Ecyc} t_{EAD} t_{EDSR}.
 Chip select access time = t_{Ecyc} t_{ECSD} t_{EDSR}.







Figure A-15 ECLK Timing Diagram



Table A-9 QSPI Timing






Num	Function	Symbol	Min	Max	Unit
1	Operating Frequency Master Slave	f _{QSPI}	DC DC	1/4 1/4	f _{sys} f _{sys}
2	Cycle Time Master Slave	t _{qcyc}	4 4	510 —	t _{cyc} t _{cyc}
3	Enable Lead Time Master Slave	t _{lead}	2 2	128 —	t _{cyc} t _{cyc}
4	Enable Lag Time Master Slave	t _{lag}	<u> </u>	1/2 —	SCK t _{cyc}
5	Clock (SCK) High or Low Time Master Slave ²	t _{sw}	2 t _{cyc} – 60 2 t _{cyc} – n	255 t _{cyc} —	ns ns
6	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	t _{td}	17 13	8192 —	t _{cyc} t _{cyc}
7	Data Setup Time (Inputs) Master Slave	t _{su}	30 20		ns ns
8	Data Hold Time (Inputs) Master Slave	t _{hi}	0 20	-	ns ns
9	Slave Access Time	t _a	_	1	t _{cyc}
10	Slave MISO Disable Time	t _{dis}	_	2	t _{cyc}
11	Data Valid (after SCK Edge) Master Slave	t _v	_ _	50 50	ns ns
12	Data Hold Time (Outputs) Master Slave	t _{ho}	0	_ _	ns ns
	Rise Time Input Output	t _{ri} t _{ro}	_ _	2 30	μs ns
14	Fall Time Input Output	t _{fi} t _{fo}	_ _	2 30	μs ns


- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted. 2. For high time, n = External SCK rise time; for low time, n = External SCK fall time.





QSPI MAST CPHA0

Figure A-16 QSPI Timing — Master, CPHA = 0



QSPI MAST CPHA1

Figure A-17 QSPI Timing — Master, CPHA = 1

MC68336/376 USER'S MANUAL Rev. 15 Oct 2000


For More Information On This Product,
Go to: www.freescale.com

MOTOROLA

A-22








QSPI SLV CPHA0

Figure A-18 QSPI Timing — Slave, CPHA = 0



QSPI SLV CPHA1

Figure A-19 QSPI Timing — Slave, CPHA = 1

MC68336/376 USER'S MANUAL Rev. 15 Oct 2000

For More Information On This Product,
Go to: www.freescale.com

MOTOROLA A-23



Table A-10 Time Processor Unit Timing




 $(V_{DD}$ and V_{DDSYN} = 5.0 Vdc \pm 5%, V_{SS} = 0 Vdc, T_{A} = T_{L} to $T_{H},\,f_{SYS}$ = 20.97 MHz) $^{1,\,2}$

Num	Rating	Symbol	Min	Max	Unit
1	CLKOUT High to TPU Output Channel Valid ^{3, 4}	t _{CHTOV}	2	18	ns
2	CLKOUT High to TPU Output Channel Hold	t _{CHTOH}	0	15	ns
3	TPU Input Channel Pulse Width	t _{TIPW}	4	_	t _{cyc}

NOTES:

- 1. AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels.
- 2. Timing not valid for external T2CLK input.
- 3. Maximum load capacitance for CLKOUT pin is 90 pF.
- 4. Maximum load capacitance for TPU output pins is 100 pF.



TPU I/O TIM

Figure A-20 TPU Timing Diagram



Table A-11 QADC Maximum Ratings



Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply, with reference to V _{SSA}	V _{DDA}	- 0.3	6.5	V
2	Internal Digital Supply, with reference to V _{SSI}	V _{DDI}	- 0.3	6.5	V
3	Reference Supply, with reference to V _{RL}	V _{RH}	- 0.3	6.5	V
4	V _{SS} Differential Voltage	V _{SSI} - V _{SSA}	- 0.1	0.1	V
5	V _{DD} Differential Voltage	$V_{\rm DDI} - V_{\rm DDA}$	- 6.5	6.5	V
6	V _{REF} Differential Voltage	$V_{RH} - V_{RL}$	- 6.5	6.5	V
7	V _{RH} to V _{DDA} Differential Voltage	$V_{RH} - V_{DDA}$	- 6.5	6.5	V
8	V _{RL} to V _{SSA} Differential Voltage	V _{RL} - V _{SSA}	- 6.5	6.5	V
9	Disruptive Input Current ^{1, 2, 3, 4, 5, 6, 7} $V_{NEGCLAMP} = -0.3 V$ $V_{POSCLAMP} = 8 V$	I _{NA}	- 500	500	μА
10	Positive Overvoltage Current Coupling Ratio ^{1, 5, 6, 8} PQA PQB	K _P	2000 2000	_	
11	Negative Overvoltage Current Coupling Ratio ^{1, 5, 6, 8} PQA PQB	K _N	125 500	_	_
12	Maximum Input Current ^{3, 4, 6} $V_{NEGCLAMP} = -0.3 \text{ V}$ $V_{POSCLAMP} = 8 \text{ V}$	I _{MA}	– 25	25	mA

- 1. Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V_{RH} and \$000 for values less than V_{RL} . This assumes that $V_{RH} \le V_{DDA}$ and $V_{RL} \ge V_{SSA}$ due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
- 2. Input signals with large slew rates or high frequency noise components cannot be converted accurately. These signals also affect the conversion accuracy of other channels.
- 3. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- 4. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using positive and negative clamp values, then use the larger of the calculated values.
- 5. This parameter is periodically sampled rather 100% tested.
- 6. Condition applies to one pin at a time.
- 7. Determination of actual maximum disruptive input current, which can affect operation, is related to external system component values.
- 8. Current coupling is the ratio of the current induced from overvoltage (positive or negative, through an external series coupling resistor), divided by the current induced on adjacent pins. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins.



Table A-12 QADC DC Electrical Characteristics (Operating)

 $(V_{SSI} \text{ and } V_{SSA} = 0 \text{Vdc}, f_{QCLK} = 2.1 \text{ MHz}, T_A = T_L \text{ to } T_H)$



Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply ¹	V _{DDA}	4.5	5.5	V
2	Internal Digital Supply ¹	V _{DDI}	4.5	5.5	V
3	V _{SS} Differential Voltage	V _{SSI} - V _{SSA}	- 1.0	1.0	mV
4	V _{DD} Differential Voltage	V _{DDI} – V _{DDA}	- 1.0	1.0	V
5	Reference Voltage Low ²	V _{RL}	V _{SSA}	_	V
6	Reference Voltage High ²	V _{RH}	_	V _{DDA}	V
7	V _{REF} Differential Voltage ³	$V_{RH} - V_{RL}$	4.5	5.5	V
8	Mid-Analog Supply Voltage	V _{DDA} /2	2.25	2.75	V
9	Input Voltage	V _{INDC}	V _{SSA}	V _{DDA}	V
10	Input High Voltage, PQA and PQB	V _{IH}	0.7 (V _{DDA})	V _{DDA} + 0.3	V
11	Input Low Voltage, PQA and PQB	V _{IL}	V _{SSA} - 0.3	0.2 (V _{DDA})	V
12	Input Hysteresis ⁴	V _{HYS}	0.5	_	V
13	Output Low Voltage, PQA ⁵ I _{OL} = 5.3 mA I _{OL} = 10.0 μA	V _{OL}	_	0.4 0.2	V
14	Analog Supply Current Normal Operation ⁶ Low-Power Stop	I _{DDA}	_ _	1.0 10.0	mΑ μΑ
15	Reference Supply Current	I _{REF}	_	150	μΑ
16	Load Capacitance, PQA	C _L	_	90	pF
17	Input Current, Channel Off ⁷ PQA PQB	I _{OFF}		250 150	nA
18	Total Input Capacitance ⁸ PQA Not Sampling PQA Sampling PQB Not Sampling PQB Sampling	C _{IN}	_ _ _ _	15 20 10 15	pF

NOTES:

- 1. Refers to operation over full temperature and frequency range.
- 2. To obtain full-scale, full-range results, $V_{SSA} \le V_{RL} \le V_{INDC} \le V_{RH} \le V_{DDA}$. 3. Accuracy tested and guaranteed at $V_{RH} V_{RL} = 5.0V \pm 10\%$.
- 4. Parameter applies to the following pins:

Port A: PQA[7:0]/AN[59:58]/ETRIG[2:1]

Port B: PQB[7:0]/AN[3:0]/AN[51:48]/AN[Z:W]

- 5. Open drain only.
- 6. Current measured at maximum system clock frequency with QADC active.
- 7. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10° C decrease from maximum temperature.
- 8. This parameter is periodically sampled rather than 100% tested.



Table A-13 QADC AC Electrical Characteristics (Operating)

 $(V_{DDI} \text{ and } V_{DDA} = 5.0 \text{ Vdc} \pm 5\%, V_{SSI} \text{ and } V_{SSA} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H)$



Num	Parameter	Symbol	Min	Max	Unit
1	QADC Clock (QCLK) Frequency ¹	f _{QCLK}	0.5	2.1	MHz
2	QADC Clock Duty Cycle ^{2, 3} High Phase Time $(t_{PSL} \le t_{PSH})$	t _{PSH}	500	_	ns
3	Conversion Cycles ⁴	CC	18	32	QCLK cycles
4	Conversion Time ^{2,4,5} $f_{QCLK} = 0.999 \text{ MHz}^6$ $Min = CCW/IST = \%00$ $Max = CCW/IST = \%11$ $f_{QCLK} = 2.097 \text{ MHz}^{1,7}$ $Min = CCW/IST = \%00$ $Max = CCW/IST = \%11$	t _{CONV}	18.0 8.58	32 15.24	μѕ
5	Stop Mode Recovery Time	t _{SR}	_	10	μs

NOTES:

- 1. Conversion characteristics vary with f_{QCLK} rate. Reduced conversion accuracy occurs at max f_{QCLK} rate. 2. Duty cycle must be as close as possible to 75% to achieve optimum performance.
- 3. Minimum applies to 1.0 MHz operation.
- 4. Assumes that short input sample time has been selected (IST = 0).
- 5. Assumes that $f_{sys} = 20.97$ MHz.
- 6. Assumes $f_{QCLK} = 0.999$ MHz, with clock prescaler values of: QACR0: PSH = %01111, PSA = %1, PSL = 100)

CCW: BYP = %0

7. Assumes $f_{QCLK} = 2.097$ MHz, with clock prescaler values of:

QACR0: PSH = %00110, PSA = %1, PSL = 010)

CCW: BYP = %0



Table A-14 QADC Conversion Characteristics (Operating)



(V_{DDI} and V_{DDA} = 5.0 Vdc ± 5%, V_{SSI} and V_{SSA} = 0 Vdc, T_A = T_L to T_H , 0.5 MHz \leq f_{OCLK} \leq 2.1 MHz, 2 clock input sample time)

Num	Parameter	Symbol	Min	Тур	Max	Unit
1	Resolution ¹	1 Count	_	5	_	mV
2	Differential nonlinearity ²	DNL	_	_	± 0.5	Counts
3	Integral nonlinearity	INL	_	_	± 2.0	Counts
4	Absolute error ^{2, 3, 4} f _{QCLK} = 0.999 MHz ⁵ PQA PQB f _{QCLK} = 2.097 MHz ⁶ PQA PQB	AE	-	_ _ _	± 2.5 ± 2.5 ± 4.0 ± 4.0	Counts
5	Source impedance at input ⁷	R _S	_	20	_	k³⁄4

NOTES:

- 1. At $V_{RH} V_{RL} = 5.12 \text{ V}$, one count = 5 mV.
- 2. This parameter is periodically sampled rather than 100% tested.
- 3. Absolute error includes 1/2 count (2.5 mV) of inherent quantization error and circuit (differential, integral, and offset) error. Specification assumes that adequate low-pass filtering is present on analog input pins capacitive filter with 0.01 μ F to 0.1 μ F capacitor between analog input and analog ground, typical source isolation impedance of 20 k Ω .
- 4. Assumes $f_{sys} = 20.97$ MHz.
- 5. Assumes clock prescaler values of:

QACR0: PSH = %01111, PSA = %1, PSL = 100)

CCW: BYP = %0

6. Assumes clock prescaler values of:

QACR0: PSH = %00110, PSA = %1, PSL = 010)

CCW: BYP = %0

7. Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance.

Error from junction leakage is a function of external source impedance and input leakage current. In the following expression, expected error in result value due to junction leakage is expressed in voltage (V_{erri}):

 $V_{erri} = R_S X I_{OFF}$

where I_{OFF} is a function of operating temperature. Refer to **Table A-12**.

Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the decoupling capacitor used. Error levels are best determined empirically. In general, continuous conversion of the same channel may not be compatible with high source impedance.

MOTOROLA



Table A-15 FCSM Timing Characteristics

 $(V_{DD} = 5.0 \text{ Vdc} \pm 5\%, V_{ss} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$



Num	Parameter	Symbol	Min	Max	Unit
1	Input pin frequency ¹	f _{PCNTR}	0	f _{sys} /4	MHz
2	Input pin low time ¹	t _{PINL}	2.0/f _{sys}	_	μs
3	Input pin high time ¹	t _{PINH}	2.0/ _{fsys}	_	μs
4	Clock pin to counter increment	t _{PINC}	4.5/f _{sys}	6.5/f _{sys}	μs
5	Clock pin to new TBB value	t _{PTBB}	5.0/f _{sys}	7.0/f _{sys}	μs
6	Clock pin to COF set (\$FFFF)	t _{PCOF}	4.5/f _{sys}	6.5/f _{sys}	μs
7	Pin to IN bit delay	t _{PINB}	1.5/f _{sys}	2.5/f _{sys}	μs
8	Flag to IMB interrupt request	t _{FIRQ}	1.0/f _{sys}	1.0/f _{sys}	μs
9	Counter resolution ²	t _{CRES}	_	2.0/f _{sys}	μs

NOTES:

- 1. Value applies when using external clock.
- 2. Value applies when using internal clock. Minimum counter resolution depends on prescaler divide ratio selection

Table A-16 MCSM Timing Characteristics

$$(V_{DD} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H)$$

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin frequency 1	f _{PCNTR}	0	f _{sys} /4	MHz
2	Input pin low time ¹	t _{PINL}	2.0/f _{sys}	_	μs
3	Input pin high time ¹	t _{PINH}	2.0/f _{sys}	_	μs
4	Clock pin to counter increment	t _{PINC}	4.5/f _{sys}	6.5/f _{sys}	μs
5	Clock pin to new TBB value	t _{PTBB}	5.0/f _{svs}	7.0/f _{sys}	μs
6	Clock pin to COF set (\$FFFF)	t _{PCOF}	4.5/f sys	6.5/f _{sys}	μs
7	Load pin to new counter value	t _{PLOAD}	2.5/f _{sys}	3.5/f _{sys}	μs
8	Pin to IN bit delay	t _{PINB}	1.5/f _{sys}	2.5/f _{sys}	μs
9	Flag to IMB interrupt request	t _{FIRQ}	1.0/f _{sys}	1.0/f _{sys}	μs
10	Counter resolution ²	t _{CRES}	_	2.0/f _{sys}	μs

- 1. Value applies when using external clock.
- Value applies when using internal clock. Minimum counter resolution depends on prescaler divide ratio selection.



Table A-17 SASM Timing Characteristics

 $(V_{DD} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H)$



Num	Parameter	Symbol	Min	Max	Unit
1	Input pin low time	t _{PINL}	2.0/f _{sys}	_	μs
2	Input pin high time	t _{PINH}	2.0/f _{sys}	1	μs
3	Input capture resolution 1	t _{RESCA}	_	2.0/f _{sys}	μs
4	Pin to input capture delay	t _{PCAPT}	2.5/f _{sys}	4.5/f _{sys}	μs
5	Pin to FLAG set	t _{PFLAG}	2.5/f _{sys}	4.5/f _{svs}	μs
6	Pin to IN bit delay	t _{PINB}	1.5/f _{sys}	2.5/f _{sys}	μs
7	OCT output pulse	t _{oct}	2.0/f _{sys}	_	μs
8	Compare resolution ¹	t _{RESCM}		2.0/f _{sys}	μs
9	TBB change to FLAG set	t _{CFLAG}	1.5/f _{sys}	1.5/f _{sys}	μs
10	TBB change to pin change ²	t _{CPIN}	1.5/f _{sys}	1.5/f _{sys}	μs
11	FLAG to IMB interrupt request	t _{FIRQ}	1.0/f _{sys}	1.0/f _{sys}	μs

NOTES:

- 1. Minimum resolution depends on counter and prescaler divide ratio selection.
- 2. Time given from when new value is stable on time base bus.

Table A-18 DASM Timing Characteristics


$$(V_{DD} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$$

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin low time	t _{PINL}	2.0/f _{sys}	_	μs
2	Input pin high time	t _{PINH}	2.0/f _{sys}		μs
3	Input capture resolution 1	t _{RESCA}	_	2.0/f _{sys}	μs
4	Pin to input capture delay	t _{PCAPT}	2.5/f _{sys}	4.5/f _{sys}	μs
5	Pin to FLAG set	t _{PFLAG}	2.5/f _{sys}	4.5/f _{svs}	μs
6	Pin to IN bit delay	t _{PINB}	1.5/f _{svs}	2.5/f _{sys}	μs
7	OCT output pulse	t _{oct}	2.0/f _{sys}	_	μs
8	Compare resolution ¹	t _{RESCM}	_	2.0/f _{sys}	μs
9	TBB change to FLAG set	t _{CFLAG}	1.5/f _{sys}	1.5/f _{sys}	μs
10	TBB change to pin change ²	t _{CPIN}	1.5/f _{sys}	1.5/f _{sys}	μs
11	FLAG to IMB interrupt request	t _{FIRQ}	1.0/f _{sys}	1.0/f _{sys}	μs

- 1. Minimum resolution depends on counter and prescaler divide ratio selection.
- 2. Time given from when new value is stable on time base bus.



Table A-19 PWMSM Timing Characteristics





Num	Parameter	Symbol	Min	Max	Unit
1	PWMSM output resolution 1	t _{PWMR}	_	_	μs
2	PWMSM output pulse ²	t _{PWMO}	2.0/f _{sys}	_	μs
3	PWMSM output pulse	t _{PWMO}	2.0/f _{sys}	2.0/f _{sys}	μs
4	CPSM enable to output set PWMSM enabled before CPSM , DIV23 = 0 PWMSM enabled before CPSM , DIV23 = 1	t _{PWMP}	3.5/f 6.5/f _{sys}	_	μs
5	PWM enable to output set PWMSM enabled before CPSM , DIV23 = 0 PWMSM enabled before CPSM , DIV23 = 1	t _{PWME}	3.5/f 5.5/f sys	4.5/f 6.5/f _{sys}	μs
6	FLAG to IMB interrupt request	t _{FIRQ}	1.5/f _{sys}	2.5/f _{sys}	μs

- 1. Minimum output resolution depends on counter and prescaler divide ratio selection.
- 2. Excluding the case where the output is always zero.
- 3. Excluding the case where the output is always zero.





