POSRAMPKGRN_0_1_0
Jan 22, 2010
Rev. 0

Packet over SONET RAM Package Release 0.1.0

General

This release note reflects differences between *QUICC Engine™ Block Reference Manual with Protocol Interworking*, POS Specification, and the features which are available for this device using the provided microcode RAM packages. The following release note lists any exceptions to the features for this release of the specification. The note describes any addition to the specification or any missing functionality in comparison to the specification.

The user should follow tightly the instructions specified in the QE_Ucode_Loader file provided in the package in relation to the header files containing the code. These instructions assure proper operation and activation of the right features in the code.

Refer to the *QUICC Engine Microcode Errata* for all known issues related to this and other microcode packages.

This package includes the following core block: POS.

Availability

The table below shows the currently available packages by device.

Table 1. Package Availability by Device

Device	Loader File Name (.h)
MPC8360 rev 2.1	pos_mpc8360_r2.1.h
MPC8568 rev 1.1	pos_mpc8568_r1.1.h

Limitations

UPC External-Rate mode for SPHY-POS has not been tested.

Revision History

Table 2. Revision History for Release 0.1.0

	Release Date: Dec 15, 09 Revision Register Number: 0xB0101010
New Features	1-2 Bytes segments protection.
Removed Features	None
Bug Fixes	The PHY propagated ERROR (RERR) is not signaled in the RxBD.
	None

Table 3. Revision History for Release 0.0.4

	Release Date: Aug 31, 09 Revision Register Number: 0xB0101004
New Features	Ethernet over POS framing
Removed Features	None
Bug Fixes	POS-MPHY TX Error Automatic recovery mode (EAR) is not functional.
	When MRU/MAXD is smaller than frame length, the last BD[frameLength] is wrong.

Table 4. Revision History for Release 0.0.3

	Release Date: Nov 12, 2008
New Features	None
Bug fixes	On the MPC8568E a major flaw was fixed.

Table 5. Revision History—Revision 0.0.2

	Release 0.0.2
New Features	None
Bug Fixes	No indication bit for Protocol Error. Protocol Error status bit {Rx SOP/RVAL Error} is not valid in RxBD.
	The user can run SPHY only over the 1st Device of each UPC.
	The Rx BD Ring Parameter data structures has to be maintained only in the internal multiuser memory.
	In PPPoS when the PPP header inserted by the U-code has a compressed PID and the first BD size equals to N*Segment size, the TX will send odd number of bytes in a non End of Packet block which is a valuation of POS handshake.

How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

POSRAMPKGRN_0_1_0
Jan 22, 2010
Rev. 0