

1 General description

The "PF09 Family" is a power management integrated circuit (PMIC) optimized for high performance i.MX9x based applications. It Integrates multiple high efficiency switch mode and linear voltage regulators to support base system power from a pre-regulated system rail (3.3V or 5.0V). It provides low quiescent current in Standby and low power off modes.

Built-in multiple time programmable configuration stores key startup configurations drastically reducing external components typically used to set output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I2C communication after start up offering flexibility for different system states.

The "PF09 Family" is developed in compliance with ISO 26262 standard, including safety features, with Failsafe outputs and integrated self-test mechanisms, becoming part of a safety oriented system partitioning targeting high integrity safety level up to ASIL D and complies with the IEC 61508 industrial safety specification targeting high safety integrity level up to SIL 2.

2 Applications

- Automotive Infotainment
- High-end consumer and industrial
- Connectivity domain controller
- Telematics

3 Ordering information


Table 1. Ordering information

Type number ^[1]	Package		
	Name	Description	Version
MPF0900AVSA2ES ^[2]	HVQFN56	HVQFN56, plastic thermal enhanced very thin quad flat pack; no leads, wettable flank, 56 terminals, 0.5 mm pitch, 8 mm x 8 mm x 0.53 mm body	SOT684-32(DD)

[1] To order parts in tape and reel, add the R2 suffix to the part number.




4 Power-up sequence summary



The signals depicted above are enable signals for each regulator. They don't represent the actual ramp voltage.

5 Hardware configuration diagram



Configuration report for PF09-SIL2 OTP program ID: A2 rev A

6 OTP configuration

See PF09 datasheet for parametric details. The OTP configuration summary for A2 sequence ID is provided in Tables below.

Table 2. Device OTP configuration

Functional block	Feature	OTP selection
System Configuration	Max Autoretry Mask Bits	0000
	DFS Autoretry Timer Mode	Infinite Retry
	DFS Autoretry	Autoretry Enabled
	VDIG OV RSTB Debounce	500 us
	VDIG OV CUTOFF Debounce	500 us
	BGMON RSTB Debounce	500 us
	BGMON CUTOFF Debounce	500 us
	Safety Handshake RSTB Debounce	No RSTB asserted
	Safety Handshake Power Cutoff	No Power Cutoff
	EWARN Delay Time	100 us
	PWRUP PG Monitoring	No PG check on PWRUP
	STANDBY Request Window	Always Open
	Low Power STANDBY	Low Power Operation
	System VIN Selection	5.0 V System
	Regulator Fault Timer	Disabled
	Max Soft Faults Allowed	Unlimited
	Max Fail-Safe Transitions	DFS Disabled
	Maximum Allowed Reset Events	Unlimited Resets

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

FCCU Configuration	FCCU Debounce	12 us
	FCCU0 Operation	FCCU Bi-stable monitoring
	FCCU0 Polarity	Fault on HIGH state
	FCCU1 Operation	XRESET operation
	FCCU1 Polarity	Reset event on falling edge
	XRESET Operation In STANDBY	Enabled
	XRESET Reset Mode	Hard Reset
	XRESET Debounce	10 us
I/O Configuration	STBY Pin Polarity	STBY active high
	XFAIL Functionality	XFAIL enabled
	VAON Reaction On XFAILB	VAON not affected
	VIN OV Reaction	Interrupt only
	VIN OV FS0B Control	Enabled
	VIN OV Debounce Time	100 us
	VIN OV Monitoring	Enabled
	PWRON Push Reset Mode	Turn off Mode
	PWRON Operating Mode	Level Sensitive
	PWRON Debounce	32 ms
	DFS PWRON Wakeup	Wakeup Enabled
	RSTB Pulse On Soft Reset	Assert RSTB for 1000 us
	RSTB Buffer Type	Open Drain
	RSTB Short Detection Timer	500 us
	Dynamic CRC FS0B Control	Disabled

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

	DFS FS0B Control	Enabled
	XFAIL FS0B Control	Enabled
	Watchdog FS0B Control	Enabled
	XRESET FS0B Control	Enabled
	Soft Faults FS0B Control	Enabled
	Hard Fault FS0B Control	Enabled
Watchdog Monitoring	Watchdog Timer Duration	32768 ms
	Watchdog Open Window	50 %
	Watchdog Counter	Disabled
	WD NOK Reset Limit	Development Mode
	Fault Counter Reduction	Good WD cannot Clear Faults
Clock Management	Clock Frequency Selection	20.0 MHz
	FSYNC Operating Mode	Clock OUT Mode
	Frequency Spread Spectrum	FSS Disabled
	Spread Spectrum Mode	Triangular modulation
I2C Configuration	I2C 7 Bit Address	0x08
	I2C CRC	Enabled
	I2C Secure Write	Disabled

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

GPIO	GPIO1 Mode	VSELECT Input
	GPIO1 State In STANDBY	High
	GPIO2 Mode	LDO1EN Input
	GPIO2 State In STANDBY	High
	GPIO3 Mode	Push-pull Output
	ERRMON Input Polarity	Rising Edge detection
	GPIO3 State In STANDBY	Low
	GPIO4 Mode	Push-pull Output
	GPIO4 State In STANDBY	Low

Table 4. Power Sequencer configuration

Functional block	Feature	OTP selection
Power Sequencing	PWRON Push Reset Time	100 us
	Power-up Sequence Mode	Dynamic Mode
	Dynamic Sequence Settling Time	4000 us
	Power Down Delay	500 ms
	Sequencer Time Base	120 us
Power-Up Sequence	RSTB Power-up Sequence	Slot 29
	SW1 Power-up Sequence	Slot 19
	SW2 Power-up Sequence	Slot 9
	SW3 Power-up Sequence	Slot 11

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

	SW4 Power-up Sequence	Slot 18
	SW5 Power-up Sequence	Slot 15
	LDO1 Power-up Sequence	Slot 25
	LDO2 Power-up Sequence	Slot 19
	LDO3 Power-up Sequence	OFF
	GPIO1 Power-up Sequence	OFF
	GPIO2 Power-up Sequence	OFF
	GPIO3 Power-up Sequence	Slot 1
	GPIO4 Power-up Sequence	Slot 5
	VMON1 Power-up Sequence	Slot 1
	VMON2 Power-up Sequence	Slot 5
	VAON Power-up Sequence	Always ON

Table 5. SW Regulators configuration

Functional block	Feature	OTP selection
SW1	SW1 Voltage In RUN State	3.30000 V
	SW1 Voltage In STANDBY State	3.30000 V
	SW1 Operation In Standby	PFM
	SW1 Current Limit	6.0 A
	SW1 DVS Ramp Rate	3.9 mV/us
	SW1 Phase Selection	45°
	SW1 Maximum DVS Range	0.400 V
	SW1 Minimum DVS Range	0.400 V

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

	SW1 UV Threshold	95.0 %
	SW1 OV Threshold	105.0 %
	SW1 Inductor Selection	0.47 uH
	SW1 Hysteresis	Disabled
	SW1 Compensation Loop Capacitor	40 pF (Recommended)
	SW1 Compensation Loop Resistor	80 kOhm (Recommended)
	SW1 Compensation Transconductance	88 us (Recommended)
	SW1 Operating Mode	Buck Mode
	SW1LS Over Current Reaction	Interrupt Only
SW2	SW2 Voltage In RUN State	0.83750 V
	SW2 Voltage In STANDBY State	0.80000 V
	SW2 Operation In STANDBY	PFM
	SW2 Current Limit	4.5 A
	SW2 DVS Ramp Rate	3.9 mV/us
	SW2 Phase Selection	90°
	SW2 Maximum DVS Range	0.400 V
	SW2 Minimum DVS Range	0.400 V
	SW2 UV Threshold	95.0 %
	SW2 OV Threshold	105.0 %
	SW2 Inductor Selection	0.47 uH
	SW2 Hysteresis	Disabled

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

	SW2 Compensation Loop Capacitor	40 pF (Recommended)
	SW2 Compensation Loop Resistor	80 kOhm (Recommended)
	SW2 Compensation Transconductance	88 us (Recommended)
SW3	SW3 Voltage In RUN State	1.80000 V
	SW3 Voltage In STANDBY State	1.80000 V
	SW3 Operation In STANDBY	PFM
	SW3 Current Limit	4.5 A
	SW3 DVS Ramp Rate	3.9 mV/us
	SW3 Phase Selection	135°
	SW3 Maximum DVS Range	0.400 V
	SW3 Minimum DVS Range	0.400 V
	SW3 UV Threshold	95.0 %
	SW3 OV Threshold	105.0 %
	SW3 Inductor Selection	0.47 uH
	SW3 Hysteresis	Disabled
	SW3 Compensation Loop Capacitor	40 pF (Recommended)
	SW3 Compensation Loop Resistor	80 kOhm (Recommended)
	SW3 Compensation Transconductance	88 us (Recommended)
SW4	SW4 Voltage In RUN State	0.60000 V
	SW4 Voltage In STANDBY State	0.60000 V
	SW4 Operation In STANDBY	PFM
	SW4 Current Limit	4.5 A
	SW4 DVS Ramp Rate	3.9 mV/us

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

	SW4 Phase Selection	180°
	SW4 Maximum DVS Range	0.400 V
	SW4 Minimum DVS Range	0.400 V
	SW4 UV Threshold	95.0 %
	SW4 OV Threshold	105.0 %
	SW4 Inductor Selection	0.47 uH
	SW4 Hysteresis	Disabled
	SW4 Compensation Loop Capacitor	40 pF (Recommended)
	SW4 Compensation Loop Resistor	80 kOhm (Recommended)
	SW4 Compensation Transconductance	88 us (Recommended)
SW5	SW5 Voltage In RUN State	1.10000 V
	SW5 Voltage In STANDBY State	1.10000 V
	SW5 Operation In STANDBY	PFM
	SW5 Current Limit	4.5 A
	SW5 DVS Ramp Rate	3.9 mV/us
	SW5 Phase Selection	225°
	SW5 Maximum DVS Range	0.400 V
	SW5 Minimum DVS Range	0.400 V
	SW5 UV Threshold	95.0 %
	SW5 OV Threshold	105.0 %
	SW5 Inductor Selection	0.47 uH
	SW5 Hysteresis	Disabled
	SW5 Compensation Loop Capacitor	40 pF (Recommended)

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

	SW5 Compensation Loop Resistor	80 kOhm (Recommended)
	SW5 Compensation Transconductance	88 us (Recommended)
Multi-Phase selection	SW2/3 Configuration	Single Phase Mode
	SW4/5 Configuration	Single Phase Mode

Table 6. LDO Regulators configuration

Functional block	Feature	OTP selection
LDO1	LDO1 Voltage In RUN State	3.30 V
	LDO1 Voltage In STANDBY	3.30 V
	LDO1 Enabled In STANDBY	Enabled
	LDO1 UV Threshold	95.0 %
	LDO1 OV Threshold	105.0 %
	LDO1 Operating Mode	Load Switch Mode
	LDO1 Soft Start	Slow Ramp
LDO2	LDO2 Voltage In RUN State	1.80 V
	LDO2 Voltage In STANDBY	1.80 V
	LDO2 Enabled In STANDBY	Enabled
	LDO2 UV Threshold	95.0 %
	LDO2 OV Threshold	105.0 %
	LDO2 Operating Mode	LDO Mode
	LDO2 Soft Start	Slow Ramp
	VLDO2MON Blanking Time	250 us
	VLDO2MON Masking Time	500 us

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

LDO3	LDO3 Voltage In RUN State	0.65 V
	LDO3 Voltage In STANDBY	0.65 V
	LDO3 Enabled In STANDBY	Enabled
	LDO3 UV Threshold	95.0 %
	LDO3 OV Threshold	105.0 %
	LDO3 Operating Mode	LDO Mode
	LDO3 Soft Start	Slow Ramp
	VLDO3MON Blanking Time	250 us
	VLDO3MON Masking Time	500 us

Table 7. VMON and VAON

Functional block	Feature	OTP selection
VMON1	VMON1 Monitoring Voltage	0.9000 V
	VMON1 Standby Monitoring Voltage	0.9000 V
	VMON1 UV Threshold	95.0 %
	VMON1 OV Threshold	105.0 %
	VMON1 Settling Period	1000 us
	VMON1 Masking Time	5000 us
VMON2	VMON2 Monitoring Voltage	0.9000 V
	VMON2 Standby Monitoring Voltage	0.9000 V
	VMON2 UV Threshold	95.0 %
	VMON2 OV Threshold	105.0 %

Configuration report for PF09-SIL2 OTP program ID: A2 rev A

	VMON2 Settling Period	1000 us
	VMON2 Masking Time	5000 us
VAON	VAON Voltage Selection	1.8 V
	VAON UV Threshold	95 %
	VAON OV Threshold	105.0 %
	VAON Fault Mode	Standard Mode
	VAON Fault Time	100 ms

Table 8. Program ID

Functional block	Feature	OTP selection
OTP ID	Program ID High Bits	A
	Program ID Low Bits	2

7 Legal information

7.1 Definitions

Draft - A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s).

Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Suitability for use in automotive applications - This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security - While NXP Semiconductors has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP Semiconductors accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP - wordmark and logo are trademarks of NXP B.V.

Contents

1 General description 1

2 Applications 1

3 Ordering information 1

4 Power up sequence summary 2

5 Hardware configuration diagram 3

6 OTP configuration 4

7 Legal information 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2025 . All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 8/13/2025

Document identifier: R_MPF0900AVSA2ES