

# PF5400

30 A dual phase high efficiency core supply regulator with AVP and watchdog

Rev. 1.0 — 1 July 2025

Product brief



## Document information

Information	Content
Keywords	PF5400, 30A Buck, Automotive PMIC, Industrial PMIC, NXP PMIC, High Efficiency Buck, Core Supply
Abstract	The PF5400 integrates two 15 A high-performance buck converters. These buck converters can be configured as dual phase up to 30 A capability, to power high-end automotive and industrial processors. With adaptive-voltage positioning and a high-bandwidth loop, the buck converters offer transient regulation to minimize capacitor requirements.



## 1 Overview

---

The PF5400 integrates two 15 A high-performance buck converters. These buck converters can be configured as dual phase up to 30 A capability, to power high-end automotive and industrial processors.

With adaptive-voltage positioning and a high-bandwidth loop, the buck converters offer transient regulation to minimize capacitor requirements.

The spread-spectrum feature reduces EMC issues in the system. PF5400s can operate as standalone point-of-load regulator ICs or as companion chips to a system power management IC (PMIC).

Built-in multiple-time programmable (MTP) memory stores key startup configurations, drastically reducing the number of external components. Regulator parameters are adjustable through high-speed I<sup>2</sup>C after startup, offering flexibility for different system states.

The PF5400 has been developed to comply with the ISO 26262 automotive safety standard and the IEC61508 industrial standard. PF5400 variations include configurable feature sets to fit in or support applications with safety levels of automotive safety integrity level (ASIL) B and SIL 2.

## 2 Features

The PF5400 integrates two high-performance 15 A buck converters with the flexibility to be configured as dual phase, to power high-end automotive and industrial processors.

- High-performance core buck regulators
  - 15 A low RDS(on) integrated-FET high efficiency buck converters
  - 3.0 V to 5.5 V input range
  - 0.5 V to 1.2 V output range
  - High efficiency, peak efficiency > 90%
  - $\pm 1$  % output accuracy
  - FB+/FB- pin lift detection and protection
  - 2 MHz to 3 MHz switching frequency (single phase)
  - 1.1 MHz switching frequency (dual phase)
  - Dynamic voltage scaling (DVS)
  - Programmable adaptive-voltage positioning (AVP)
- 2  $\mu$ A quiescent current in OFF mode
- Fast startup time (< 500  $\mu$ s)
- Multiple-time programming (MTP) memory for device configuration
- Overtemperature protection
- Safety features
  - Available in SIL 2, ASIL B, and QM variations
  - Separate bandgap for Main (bg1) and FuSa (bg2) domains
  - Physically isolated digital area for safety mechanisms
  - 1 % OV/UV monitoring
  - PGOOD output
  - Analog built-in self-test (ABIST)
  - Logic built-in self-test (LBIST)
  - Watchdog timer
- AEC-Q100 qualified version available
- Rated from -40 °C to 150 °C Tj
- 6.5 mm x 5.0 mm WF-QFN package

### 3 Applications

---

QM, ASIL B, and SIL 2 applications, such as:

- Gateway
- Infotainment / cluster / driver awareness
- Telematics
- V2X
- Radar
- Vision
- ADAS
- Sensor fusion
- Machine learning

4 Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
TBD			

5 Simplified application schematic example





Figure 1. Simplified application schematic example

## 6 Device description

### 6.1 Functional block diagram



### 6.2 Pin descriptions

The PF54 will be offered in a FC QFN package. All pins are assumed to be *local* from an automotive perspective for EMI/EMC considerations.

Table 2. Pin descriptions

Pin name	Description	Absolute maximum voltage rating
FB1+	Differential amplifier positive input. Connect to positive end of SW1 output voltage.	-0.3 V to 5.5 V
FB2+	Differential amplifier positive input. Connect to positive end of SW2 output voltage.	-0.3 V to 5.5 V
FB1-	Differential amplifier negative input. Connect to negative (ground) end of SW1 output voltage.	-0.3 V to 5.5 V
FB2-	Differential amplifier negative input. Connect to negative (ground) end of SW2 output voltage.	-0.3 V to 5.5 V
LX1	Output of buck1 converter	-0.3 V to 5.5 V
LX2	Output of buck2 converter	-0.3 V to 5.5 V
BOOT1	Bootstrap pin for high-side gate drive. Connect 0.1 $\mu$ F from BOOT1 to LX1 pin.	(LX1 -0.3 V) to (LX1 + 5.5 V)
BOOT2	Bootstrap pin for highside gate drive. Connect 0.1 $\mu$ F from BOOT2 to LX2 pin.	(LX2 -0.3 V) to (LX2 + 5.5 V)
VIN	Gate drive power and internal digital supply input	-0.3 V to 5.5 V
PVIN1	PVIN1 input to buck1 converter	-0.3 V to 5.5 V
PVIN2	PVIN2 input to buck2 converter	-0.3 V to 5.5 V
PGND	Ground of buck1, buck2 converters	N/A
AGND	Analog ground of IC	N/A
SDA	I <sup>2</sup> C data line. Pull up to external I/O voltage.	-0.3 V to 5.5 V

Table 2. Pin descriptions...continued

Pin name	Description	Absolute maximum voltage rating
SCL	I <sup>2</sup> C clock input. Pull up to external I/O voltage.	-0.3 V to 5.5 V
STANDBY	Standby input to enter low power mode.	-0.3 V to 5.5 V
VDDOTP	VDDOTP used to program OTP memory and enter fuse emulation mode.	-0.3V to 10 V
PWRON1	PWRON1 is the hardware enable for SW1.	-0.3 V to 10 V
PWRON2	PWRON2 is the hardware enable for SW2.	-0.3 V to 5.5 V
PGOOD	Open-drain PGOOD output. Pull up to external pullup voltage via 4.7 kΩ resistor.	-0.3 V to 5.5 V
XFAILB	XFAILB pin to communicate with other NXP PF PMICs.	-0.3 V to 5.5 V

### 6.3 ESD rating

Table 3. ESD ratings

Symbol	Parameter	Min	Typ	Max	Unit
VESD	Human body model	—	—	± 2000	V
VESD	Charge device model - all pins	—	—	± 500	V

### 6.4 Thermal ratings

Table 4. Thermal ratings

Symbol	Description (Rating)	Min	Max	Unit
T <sub>A</sub>	Ambient operating temperature range	-40	125	°C
T <sub>J</sub>	Operating junction temperature range	-40	150	°C
θ <sub>JA</sub>	Package junction to ambient thermal resistance	TBD	TBD	C/W



## 6.5 Device electrical specifications

**Table 5. Device electrical specifications**

All parameters are specified at  $T_A = -40$  to  $125$  °C,  $PVIN1 = PVIN2 = VIN = 5V$ ,  $PWRONx = high$ , No Load on regulator,  $F_{sw} = 2.2$  MHz / 1.1 MHz, typical external component values, unless otherwise noted. Typical values are specified at  $25$  °C, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit
Quiescent current, $PWRON1 = PWRON2 = 0$ (ULPOFF Mode)	$I_{q1}$		2		$\mu A$
Startup time ( $PWRONx = 1$ to $PGOOD = 1$ )	$T_{st}$			500	$\mu s$
SW1/2 load current capability	$I_{load}$	15			A
SW1/2 nominal output voltage	$V_{out1/2}$	0.5		1.2	V
SW1/2 output voltage accuracy ( $0.75V \leq V_{out} \leq 1.2$ V, load 0 A to 15 A, AVP disabled, PWM Mode)	Acc	-1		1	%
SW1/2 output voltage accuracy ( $0.5V \leq V_{out} < 0.75V$ , load 0 A to 15 A, AVP disabled, PWM Mode)	Acc	-7.5		7.5	mV
SW1/2 output voltage accuracy ( $0.5$ V $\leq V_{out} \leq 1.2$ V, load 0 A to 0.5 A, AVP disabled, PFM Mode)	Acc_PFM	-3		3	%
Voltage monitoring accuracy measured by ADC (CH1 and CH2)	$V_{mon\_acc}$	-0.8		0.8	%
Buck switching frequency range (single phase)	$F_{sw}$	2	2.2	3	MHz
Buck switching frequency range (dual phase)	$F_{sw}$		1.1		MHz

## 7 Bill of material

Table 6. Bill of material

Block	Function	Description	Max
PF54	Silicon	FC QFN Package	PF54
Buck 1/2 converter	Inductor	100 nH, 1.5 mΩ, 15 A, each buck	HPL505028FR10MD3P
	Bootstrap	0.1 μf, 16 V, each buck	Generic, 0402
	Input capacitor	2x CAP CER 10UF 6.3V 10% X7R 0603, each buck	Generic, 0603
	Output capacitor	8x CAP CER 22UF 6.3V 20% X7R 1206 or X7T 0805 (stable to 1000 μF), each buck	Generic, 1206/0805
VIN	Gate driver and digital supply	CAP CER 4.7UF 6.3V 10% X7R 0603	Generic, 0603
SDA/SCL	I <sup>2</sup> C Bus	2.2 kΩ, pullup resistor, 0402	Generic, 0402
PGOOD	PGOOD output	4.7 kΩ, pullup resistor, 0402	Generic, 0402
XFAILB	Interruption output	4.7 kΩ, pullup resistor, 0402	Generic, 0402

8 Revision history

Document ID	Release date	Description
PF5400_PB v. 1.0	1 July 2025	Initial release of preliminary product brief

## Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Suitability for use in automotive applications (functional safety)** — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

---

30 A dual phase high efficiency core supply regulator with AVP and watchdog

---

**Suitability for use in industrial applications (functional safety)** — This NXP product has been qualified for use in industrial applications. It has been developed in accordance with IEC 61508, and has been SIL-classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as “Critical Applications”), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys’ fees) that NXP may incur related to customer’s incorporation of any product in a Critical Application.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information .....	5	Tab. 4.	Thermal ratings .....	8
Tab. 2.	Pin descriptions .....	7	Tab. 5.	Device electrical specifications .....	9
Tab. 3.	ESD ratings .....	8	Tab. 6.	Bill of material .....	10

Figures

Fig. 1.	Simplified application schematic example .....	6	Fig. 2.	Functional block diagram .....	7
---------	------------------------------------------------	---	---------	--------------------------------	---

Contents

1 Overview .....2

2 Features .....3

3 Applications .....4

4 Ordering information .....5

5 Simplified application schematic  
example .....6

6 Device description .....7

6.1 Functional block diagram .....7

6.2 Pin descriptions .....7

6.3 ESD rating .....8

6.4 Thermal ratings .....8

6.5 Device electrical specifications .....9

7 Bill of material .....10

8 Revision history .....11

Legal information .....12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.