


# MSC7119

Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC



The MSC7119 device targets high-bandwidth highly computational DSP applications and is optimized for Enterprise class packet telephony applications, providing a competitive price per channel for voice-over-packet systems.

The MSC7119 device is a member of the Freescale MSC711x family, a high-performance, cost-effective family of DSPs based on the StarCore™ SC1400 core that offers system solutions, flexibility with peripherals and performance, and overall system cost savings. Devices in the MSC711x family target high-bandwidth highly computational DSP applications and are optimized for packet telephony applications, providing a competitive price per channel for voice over packet systems. The MSC7119 is a highly integrated DSP that contains the SC1400 core, on-chip emulator, 448 KB of SRAM memory, 16 KB ICACHE, 8 KB boot ROM, 8 KB trace buffer, a 32-channel DMA controller, a 4-layer crossbar switch, a DDR memory controller, two 128-channel time-division multiplexing (TDM) interfaces with hardware support for μ/A-law decoding/encoding, a UART, a 16-bit host interface (HDI16) to support an external host processor, a programmable interrupt controller (PIC), a 10/100Base-T MII/RMII, an I<sup>2</sup>C interface, eight timers, GPIOs, and a JTAG port. The SC1400 core has four ALUs and performs at 1200 DSP million multiply-accumulates per second (MMACS) with an internal 300 MHz clock at 1.2 V.

# Features

**Table 1** lists the features of the Freescale MSC7119 device.

**Table 1.** MSC7119 Features

Feature	Description
<b>Extended Core</b>	
<b>SC1400 Core</b>	<ul style="list-style-type: none"> <li>Up to 1200 MMACS using an internal 300 MHz clock at 1.2 V. A multiply-accumulate operation includes a multiply-add instruction with the associated data move and pointer update.</li> <li>4 data ALUs.</li> <li>16 data registers, 40 bits each.</li> <li>27 address registers, 32 bits each.</li> <li>Hardware support for fractional and integer data types.</li> <li>Very rich 16-bit wide orthogonal instruction set.</li> <li>Up to six instructions executed in a single clock cycle.</li> <li>Variable-length execution set (VLES) that can be optimized for code density and performance.</li> <li>JTAG test access port designed to comply with IEEE® Std. 1149.1™.</li> <li>On-chip emulator (OCE10) module with real-time debugging capabilities: <ul style="list-style-type: none"> <li>6 address breakpoint units.</li> <li>1 data breakpoint unit.</li> <li>8 KB trace buffer.</li> <li>62-bit counter.</li> <li>On-chip emulator transmit and receive registers.</li> </ul> </li> </ul>
<b>Extended Core</b>	<p>The high performance extended core delivers up to 1200 MMACS using 4 ALUs running up to 300 MHz, including:</p> <ul style="list-style-type: none"> <li>SC1400 core processor.</li> <li>256 KB memory space (M1) accessed by the SC1400 core with no wait states and atomic access support.</li> <li>16 KB, 16-way instruction cache (ICache).</li> <li>Programmable instruction fetch unit.</li> <li>Write buffer (4 locations).</li> <li>Extended core interface module.</li> </ul>
<b>Internal Memory</b>	<p>The large internal memory space totals 448 KB:</p> <ul style="list-style-type: none"> <li>256 KB of M1 memory.</li> <li>192 KB internal shared memory (M2), accessible from the extended core instruction fetch unit, extended core interface, and DMA controller via the crossbar switch.</li> <li>16 KB ICache.</li> <li>8 KB boot ROM accessible from the SC1400 core.</li> </ul>
<b>Data Transfer System</b>	
<b>Crossbar Switch</b>	<p>AHB-Lite crossbar switch, allowing up to four parallel data transfers between four master ports and six slave ports, where each port connects to an AHB-Lite bus:</p> <ul style="list-style-type: none"> <li>Fixed or round robin priority independently programmable at each slave port.</li> <li>Programmable bus parking at each slave port.</li> <li>Low-power mode.</li> </ul>
<b>DMA Controller</b>	<p>Multi-channel DMA controller:</p> <ul style="list-style-type: none"> <li>Up to 32 time-multiplexed channels.</li> <li>Priority-based time-multiplexing between channels using 32 internal priority levels</li> <li>Priorities can be fixed or round-robin.</li> <li>Major-minor loop structure.</li> <li>DONE or DACK protocol.</li> </ul>
<b>Clocking, Interrupts, Control, and Debug</b>	
<b>Internal PLL</b>	Generates up to 300 MHz clock for the SC1400 core and up to 150 MHz for the crossbar switch, DMA channels, M2 memory, and other peripherals.

**Table 1.** MSC7119 Features (Continued)

<b>Feature</b>	<b>Description</b>
<b>Clock Synthesis Module</b>	<ul style="list-style-type: none"> <li>Predivision on PLL input clock.</li> <li>Independent clocking of the internal timers and DDR module.</li> <li>Programmable operation in the SC1400 low power Stop mode.</li> <li>Independent shutdown of different regions on the device.</li> </ul>
<b>Programmable Interrupt Controller (PIC)</b>	Consolidates maskable interrupt and non-maskable interrupt sources.
<b>System Control</b>	<ul style="list-style-type: none"> <li>Software watchdog timer function.</li> <li>Bus programmable time-out monitors on AHB-Lite slave buses.</li> <li>Bus error detection and programmable time-out monitors on AHB-Lite master buses.</li> <li>Address out-of-range and misaligned access detection on crossbar switch buses.</li> </ul>
<b>Programmable Address Detection</b>	<ul style="list-style-type: none"> <li>Four user-programmable SC1400 core address detection units (program and data accesses).</li> <li>Four user-programmable DMA address detection units.</li> <li>Four user-programmable Ethernet MAC address detection units.</li> <li>Each detection unit supports: <ul style="list-style-type: none"> <li>Programmable range or value detection on the unit buses.</li> <li>Optional generation of maskable/non-maskable interrupt on core detection units.</li> <li>Optional generation of event trigger.</li> <li>Status of detections captured in status register.</li> </ul> </li> <li>Programmable out-of-range detection, patching, or user-programmable error detection.</li> </ul>
<b>Event Port</b>	<ul style="list-style-type: none"> <li>Collects important signals on the device: <ul style="list-style-type: none"> <li>EVNT pins</li> <li>DMA request, start, and done signals.</li> <li>Interrupt request signals.L</li> </ul> </li> <li>Signals are combined as programmed by the user to provide triggering to on-device units such as interrupts, breakpoints, DMA transfer requests, or wake-up from low-power stop mode.</li> <li>Units can operate independently, can be sequenced, or can be enabled by an outside source.</li> <li>Can be used independently or in conjunction with the OCE10 emulator debug port.</li> <li>Output to EVNTx pins.</li> </ul>
<b>Boot</b>	<p>Booting from on-device peripherals:</p> <ul style="list-style-type: none"> <li>Boot from HDI16 and I<sup>2</sup>C.</li> <li>Boot also from serial SPI Flash/EEPROM devices using software in the boot ROM to access SPI memory devices.</li> <li>Different clocking options allow for boot operation with the PLL ON/OFF, as well as with different input frequency ranges.</li> </ul>
<b>Peripherals</b>	
<b>External Memory Interface</b>	<ul style="list-style-type: none"> <li>DDR memory controller: <ul style="list-style-type: none"> <li>Byte enables for up to 32-bit external data bus.</li> <li>Glueless interface to 150 MHz 14-bit page mode DDR-RAM.</li> <li>14-bit external address bus supporting up to 1 GB.</li> <li>16- or 32-bit external data bus.</li> </ul> </li> <li>Memory controller interface supports: <ul style="list-style-type: none"> <li>Programmable buffer significantly improves efficiency through DDR memory controller.</li> <li>Independent read buffers.</li> <li>Programmable predictive read feature for each read buffer.</li> <li>Write buffer.</li> </ul> </li> </ul>
<b>General-Purpose I/O (GPIO) Port</b>	Bidirectional signal lines that either serve the peripherals or act as programmable I/O ports. Each port can be programmed separately to serve up to two dedicated peripherals, and each port supports open-drain output mode.

**Table 1.** MSC7119 Features (Continued)

Feature	Description
<b>TDM Modules</b>	<p>Two independent TDM modules, each with the following features:</p> <ul style="list-style-type: none"> <li>Independent receive and transmit, each having one data line, one clock line, and one frame sync line.</li> <li>Frame sync line and/or clock line can be shared between receive and transmit within a single TDM or across all TDMS.</li> <li>Glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses.</li> <li>Hardware A-law/<math>\mu</math>-law conversion</li> <li>Up to 50 Mbps per TDM (50 MHz bit clock).</li> <li>Maximum rate is 1/4 the core frequency.</li> <li>Up to 128 channels.</li> <li>Each channel can be programmed to be active or inactive.</li> <li>8- or 16-bit word widths.</li> <li>The TDM transmitter sync signal (TxTSYN) can be configured as either input or output.</li> <li>The TDM transmitter clock signal (TxTCLK) can be configured as either input or output.</li> <li>Frame sync and data signals can be programmed to be sampled either on the rising edge or on the falling edge of the clock.</li> <li>Frame sync can be programmed as active low or active high.</li> <li>Selectable delay (0–3 bits) between the frame sync signal and the beginning of the frame.</li> <li>MSB or LSB first support.</li> </ul>
<b>Host Interface (HDI16)</b>	<p>Enhanced 16-bit wide interface provides a glueless connection to industry-standard microcomputers, microprocessors, and DSPs. The HDI16 can also operate with an 8-bit host data bus, making it fully compatible with the DSP56300 HDI08 from the external host side.</p>
<b>External Interfaces and Control Modules</b>	<p>External interfaces and control modules managed on the advanced peripheral bus (APB) including:</p> <ul style="list-style-type: none"> <li>Three time-division multiplexing (TDM) modules, each supporting up to 128 channels.</li> <li>Software watchdog timer.</li> <li>16-bit host interface (HDI16).</li> <li>System control.</li> <li>RS-232 interface/universal asynchronous receiver/transmitter (UART).</li> <li>I<sup>2</sup>C interface.</li> <li>General-purpose input/output (GPIO) signals.</li> <li>Interrupt controller to handle external interrupt functions (input and output).</li> <li>Serial peripheral interface (SPI).</li> </ul>
<b>IPBus</b>	<p>Control modules on the IPBus include:</p> <ul style="list-style-type: none"> <li>Programming model of the crossbar switch.</li> <li>Programming model of the DMA controller.</li> <li>Programming model of the DDR controller.</li> <li>Programming model of the Ethernet MAC.</li> <li>Clock synthesis module.</li> <li>I<sup>2</sup>C module.</li> <li>System control unit.</li> <li>Eight 16-bit timers.</li> </ul>
<b>Ethernet Interface</b>	<ul style="list-style-type: none"> <li>Designed to comply with IEEE® Std. 802.3<sup>TM</sup>, 802.3u<sup>TM</sup>, 802.3x<sup>TM</sup>, and 802.3ac<sup>TM</sup>.</li> <li>Internal receive and transmit FIFOs and a FIFO controller.</li> <li>Direct access to internal memories via its own DMA controller.</li> <li>Support for 10/100 Mbps and 10 Mbps media independent interfaces (MII) and 10/100 Mbps reduced media independent interface (RMII).</li> <li>Support for 10Mbps 7-Wire mode.</li> <li>Full and half duplex operation.</li> <li>Programmable maximum frame length.</li> <li>Virtual local area network (VLAN) tag and priority support.</li> <li>Retransmission of transmit FIFO following collision.</li> <li>CRC generation and verification for inbound and outbound packets.</li> <li>Address recognition including promiscuous, broadcast, individual address, hash/exact match, and multicast hash match.</li> <li>Integrated FIFO controller and integrated DMA controller.</li> <li>Ethernet statistics capturing.</li> </ul>

**Table 1.** MSC7119 Features (Continued)

Feature	Description
<b>Timers</b>	<p>Two identical quad timer modules, each with four 16-bit counter groups, have the following features:</p> <ul style="list-style-type: none"> <li>• Timers clocked from: <ul style="list-style-type: none"> <li>– Primary and secondary clock inputs.</li> <li>– External event counting.</li> <li>– Cascadable operation.</li> </ul> </li> <li>• Multiple counting modes: <ul style="list-style-type: none"> <li>– Basic counting.</li> <li>– Dual-edge counting.</li> <li>– Gated count.</li> <li>– Quadrature count.</li> <li>– Signed up/down count.</li> <li>– Triggered count.</li> </ul> </li> <li>• Capture and compare capability.</li> <li>• Broadcast mode.</li> <li>• Maximum rate is 1/4 the core frequency.</li> <li>• Tightly coupled with the event port.</li> <li>• Selectable interrupts: <ul style="list-style-type: none"> <li>– Overflow.</li> <li>– Edge.</li> <li>– Compare, compare 1, compare 2.</li> </ul> </li> </ul>
<b>UART</b>	<ul style="list-style-type: none"> <li>• Two signals for transmit data and receive data.</li> <li>• No clock, asynchronous mode.</li> <li>• Full-duplex operation.</li> <li>• Standard mark/space non-return-to-zero (NRZ) format.</li> <li>• 13-bit baud rate selection.</li> <li>• Programmable 8- or 9-bit data format.</li> <li>• Separately enabled transmitter and receiver.</li> <li>• Programmable transmitter output polarity.</li> <li>• Two receiver wake-up methods: <ul style="list-style-type: none"> <li>– Idle line wake-up.</li> <li>– Address mark wake-up.</li> </ul> </li> <li>• Separate receiver and transmitter interrupt requests.</li> <li>• Eight flags, the first five can generate interrupt request: <ul style="list-style-type: none"> <li>– Transmitter empty.</li> <li>– Transmission complete.</li> <li>– Receiver full.</li> <li>– Idle receiver input.</li> <li>– Receiver overrun.</li> <li>– Noise error.</li> <li>– Framing error.</li> <li>– Parity error.</li> </ul> </li> <li>• Receiver framing error detection.</li> <li>• Hardware parity checking.</li> <li>• 1/16 bit-time noise detection.</li> <li>• Maximum bit rate 5.0 Mbps.</li> <li>• Single-wire and loop operations.</li> </ul>
<b>I<sup>2</sup>C Port</b>	<ul style="list-style-type: none"> <li>• 2-wire serial interface through GPIO.</li> <li>• Schmitt-trigger filtered inputs for noise suppression.</li> <li>• Compatibility with I<sup>2</sup>C bus standard up to 100 kbps for standard mode and up to 400 kbps for Fast mode.</li> <li>• Bidirectional data transfer protocol.</li> <li>• Scalable clock rate of up to one MHz, starting at 50 kbps for the maximum core clock frequency.</li> <li>• Multiple-master operation that also allows any number of devices implementing the I<sup>2</sup>C-master software module to access the memory simultaneously at boot or any time.</li> <li>• Compatible with the I<sup>2</sup>C-serial EEPROM access protocol, allowing memory access of up to one MB.</li> </ul>

**Table 1.** MSC7119 Features (Continued)

<b>Feature</b>	<b>Description</b>
<b>fieldBIST™ Hardware Diagnostics</b>	<p>Detects and provides visibility into unlikely field failures for systems with high availability. The Freescale unique fieldBIST ensures that the device:</p> <ul style="list-style-type: none"> <li>• Has structural integrity.</li> <li>• Operates at the rated speed.</li> <li>• Is free from reliability defects.</li> </ul> <p>Diagnostics can report partial or complete device inoperability. fieldBIST resolution can pinpoint the following uniquely:</p> <ul style="list-style-type: none"> <li>• 6 memory blocks, including ROM.</li> <li>• 3 logic levels (top, extended core, and peripherals).</li> <li>• 1 PLL.</li> </ul> <p>Simple JTAG interface allows easy integration to system firmware.</p>
<b>Reduced Power Dissipation</b>	<ul style="list-style-type: none"> <li>• Very low power CMOS design.</li> <li>• Separate power supply for internal logic and I/O.</li> <li>• Low-power standby modes.</li> <li>• Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent).</li> </ul>
<b>Packaging</b>	<ul style="list-style-type: none"> <li>• 400-ball MAP-BGA.</li> <li>• 17 × 17 mm.</li> <li>• 0.8 mm pitch.</li> <li>• Pb-free or Pb-bearing packaging technology.</li> </ul>
<b>Software and Hardware Support</b>	
<b>Software Support</b>	<p>Real-time operating systems (RTOS) that fully supports MSC7119 device architecture (multi-core, memory hierarchy, ICache, timers, DMA, interrupts, peripherals):</p> <ul style="list-style-type: none"> <li>• High-performance and deterministic, delivering predictive response time.</li> <li>• Optimized to provide low interrupt latency with high data throughput.</li> <li>• Preemptive and priority-based multitasking.</li> <li>• Fully interrupt/event driven.</li> <li>• Small memory footprint.</li> <li>• Comprehensive set of APIs.</li> <li>• Fully supports MSC7119 DMA, interrupts, and timer schemes.</li> </ul> <p>Distributed system support, enables transparent inter-task communications:</p> <ul style="list-style-type: none"> <li>• Messaging mechanism between tasks using mailboxes and semaphores.</li> <li>• Networking support; data transfer between tasks running inside and outside the device using networking protocols.</li> <li>• Includes integrated device drivers for such peripherals as TDM, UART, and external buses.</li> </ul>
	<p>Additional features:</p> <ul style="list-style-type: none"> <li>• Incorporates task debugging utilities integrated with compilers and vendors.</li> <li>• Board support package (BSP) for MSC711xADS.</li> </ul>
	<p>Integrated Development Environment (IDE):</p> <ul style="list-style-type: none"> <li>• C/C++ compiler with in-line assembly. Enables the developer to generate highly optimized DSP code. It translates code written in C/C++ into parallel fetch sets and maintains high code density.</li> <li>• Librarian. Enables the user to create libraries for modularity.</li> <li>• C libraries. A collection of C/C++ functions for the developer's use.</li> <li>• Linker. Highly efficient linker to produce executables from object code.</li> <li>• Debugger. Seamlessly integrated real-time, non-intrusive multi-mode debugger that enables debugging of highly optimized DSP algorithms. The developer can choose to debug in source code, assembly code, or mixed mode.</li> <li>• Profiler. An analysis tool using a patented binary code instrumentation (BCI) technique that enables the developer to identify program design inefficiencies.</li> </ul>
	<p>Boot options:</p> <ul style="list-style-type: none"> <li>• HDI16.</li> <li>• I<sup>2</sup>C.</li> <li>• Ethernet.</li> </ul>

**Table 1.** MSC7119 Features (Continued)

Feature	Description
<b>Application Development System (ADS) Board</b>	<ul style="list-style-type: none"> <li>Host debug through a single JTAG connector supports both the host processor and the MSC7119 device.</li> <li>Two kinds of ADS configurations: one with a host CPU and one without a host CPU.</li> <li>Big Flash memory for stand-alone applications.</li> <li>Support for the following communications ports: <ul style="list-style-type: none"> <li>– 10/100BaseT.</li> <li>– T1/E1 TDM interface.</li> <li>– H.110.</li> <li>– Voice codec.</li> <li>– RS-232.</li> <li>– High-density (MICTOR) logic analyzer connectors to monitor MSC7119 signals.</li> <li>– 6U cPCI form factor.</li> </ul> </li> </ul>
<b>Low-Cost General-Purpose EVM Board</b>	<ul style="list-style-type: none"> <li>32 MB of DDR SDRAM memory.</li> <li>16-bit audio codec (3.5 mm jacks).</li> <li>256 KB I<sup>2</sup>C EEPROM.</li> <li>TDM interface.</li> <li>Fast Ethernet.</li> <li>Host port interface.</li> <li>JTAG interface.</li> <li>RS-232 interface.</li> </ul>

## Product Documentation

The documents listed in **Table 2** are required for a complete description of the MSC7119 device and are necessary to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, or a Freescale Literature Distribution Center. For documentation updates, visit the Freescale DSP web site. See the contact information on the back cover of this document.

**Table 2.** MSC7119 Documentation

Name	Description	Order Number
<i>MSC7119 Technical Data</i>	MSC7119 features list and physical, electrical, timing, and package specifications	MSC7119
<i>MSC7119 Reference Manual</i>	Detailed functional description of memory and peripheral configuration, operation, and register programming	MSC7119RM
<i>SC1000 Family Processor Core Reference Manual</i>	Detailed description of the SC1000 family processor cores, including the SC1400, and instruction set	10180-01 See the StarCore LLC web site at <a href="http://www.starcore-dsp.com">www.starcore-dsp.com</a>
<i>OCE10 On-Chip Emulator Reference Manual</i>	Information on the architecture and programming model of the OCE10 on-chip emulator, which is the StarCore implementation of the EOOnCE™. The OCE10 on-chip emulator is a peripheral that facilitates debugging the StarCore SC1000-family processor core and peripherals.	10055-03 See the StarCore LLC web site at <a href="http://www.starcore-dsp.com">www.starcore-dsp.com</a>
Application Notes	Documents describing specific applications or optimized device operation including code examples	See the MSC7119 product web site

**How to Reach Us:**

**Home Page:**  
[www.freescale.com](http://www.freescale.com)

**E-mail:**  
[support@freescale.com](mailto:support@freescale.com)

**USA/Europe or Locations not listed:**  
Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

**Europe, Middle East, and Africa:**  
Freescale Halbleiter Deutschland GMBH  
Technical Information Center  
Schatzbogen 7  
81829 München, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

**Japan:**  
Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**  
Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T. Hong Kong  
+800 2666 8080

**For Literature Requests Only:**  
Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, and fieldBIST are trademarks of Freescale Semiconductor, Inc. StarCore is a trademark of StarCore LLC. The StarCore DSP SC1400 core is based on StarCore technology under license from StarCore LLC. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005.

