

# FS27\_PB

Safety system basis chip with low power for ASIL D/ASIL B

Rev. 1.0 — 19 June 2025

Product brief



## Document information

Information	Content
Keywords	Safety, SBC, automotive, low power, ASIL B, ASIL D
Abstract	Devices in the FS27 automotive safety system basis chip (SBC) family are designed to support 28 nm entry and mid-range safety microcontrollers.



## 1 General description


---

Devices in the FS27 automotive safety system basis chip (SBC) family are designed to support entry and mid-range safety 28 nm microcontrollers. FS27 devices have multiple power supplies and the flexibility to work with other microcontrollers targeting automotive electrification. Possible FS27 applications include power train, chassis, safety, and low-end gateway technology.

This family of devices consists of several versions that are pin-to-pin and software compatible. These versions support a wide range of applications with automotive safety integrity levels (ASIL) B or D, offering choices in number of output rails, output voltage settings, operating frequencies, power-up sequencing, and integrated system-level features.

The FS27 features multiple switch mode regulators and low dropout (LDO) voltage regulators to supply the microcontroller, sensors, peripheral ICs, and communication interfaces. It offers a high-precision reference voltage supply for the system, and for two independent tracking regulators. The FS27 also offers various functionalities for system control and diagnostics, including an analog multiplexer, general-purpose input/outputs (GPIOs), and selectable wake-up events from I/O, long duration timer, serial peripheral interface (SPI) or inter integrated circuit (I<sup>2</sup>C) communications.

The FS27 is developed in compliance with the ISO 26262 standard, and includes enhanced safety features with multiple fail-safe outputs. It uses the latest on demand latent fault monitoring, and can be part of a safety-oriented system partitioning scheme covering both ASIL B and ASIL D safety integrity levels.



aaa-061458

Figure 1. Functional block diagram

## 2 Features and benefits

### Operating range

- 70 V DC maximum input voltage
- Support operating voltage range down to battery 3.2 V with VBST in front-end
- Support operating voltage range down to battery 4.5 V without VBST in front-end
- Low Power LPOFF mode with 30  $\mu$ A quiescent current
- Low Power standby mode with 32  $\mu$ A quiescent current with VPRE active. LDO1 or LDO2 activation selectable via OTP configuration. GPIO1 or GPIO2 activation selectable via SPI/I<sup>2</sup>C communication.
- Low Power Run mode LPRUN mode with selectable power rails configurable by SW

### Power supplies

- VPRE: Synchronous buck converter with integrated FETs. Configurable output voltage and switching frequency, output DC current capability up to 1.5 A or 2.5 A and PFM mode for Low Power standby mode operation.
- VCORE: Synchronous buck converter with integrated FETs. VCORE is dedicated for microcontroller core supply. Output DC current up to 2.5 A or 3.5 A, output voltage range setting from 0.8 V to 5 V.
- VBST: Asynchronous low-side controller with external low-side switch, diode, and current sense resistor. VBST is configurable as front-end supply to withstand low voltage cranking profiles, in back-end supply with configurable output voltage and scalable output DC current capability, SEPIC controller to withstand 24 V applications and flyback controller to withstand 48 V applications.
- LDO1: LDO regulator for microcontroller I/O support with selectable output voltage between 1.0 V and 5.0 V and up to 400 mA current capability.
- LDO2: LDO regulator for system peripheral support with selectable output voltage between 1.0 V and 5.0 V and up to 400 mA current capability.
- VREF: High-precision reference voltage with 0.75 % accuracy for External ADC reference and internal tracking reference.
- TRK1 and TRK2: Voltage tracking regulators with selectable output voltage between VREF, LDO2, or Internal LDO reference. Support high-voltage protection for ECU off board operation up to 40 V. Each Tracker has a current capability up to 150 mA.

### System support

- Two wake-up inputs with high-voltage support for system robustness
- Two programmable GPIO with wake-up capability or LS driver for GPIO1 and HS/LS driver for GPIO2
- Programmable long duration timer (LDT) for system shutdown and wake-up control
- Monitoring of system voltages (including battery voltage monitoring) through the analog multiplexer
- Selectable wake-up sources from: WAKE/GPIO pins, LDT, or SPI/I<sup>2</sup>C activity
- Device control via 32-bit SPI or 40-bit I<sup>2</sup>C interface with cyclic redundancy checks (CRC)
- Multi PMIC power-up/down synchronization
- DCLINK capacitor discharge command with NXP GD3163

### Compliance

- Electromagnetic compatibility (EMC) optimization techniques for switching regulators, including spread spectrum, slew rate control, and manual frequency tuning.
- Electromagnetic interference (EMI) robustness supporting various automotive EMI test standards.

### Functional safety

- Scalable portfolio from Automotive safety integrity levels (ASIL) B to D
- Independent monitoring circuitry, dedicated interface for microcontroller monitoring, simple or challenger watchdog function
- Analog built-in self-test (ABIST1) and logical built-in self-test (LBIST) at start-up
- Analog built-in self-test (ABIST2) on demand
- Safety outputs with latent fault detection mechanism (RSTB, FS0B/LIMP, FS1B). FS0B/LIMP upon part number

### Configuration and enablement

- LQFP48 pins with exposed pad for optimized thermal management
- Permanent device customization via one time programmable (OTP) fuse memory
- OTP emulation mode for hardware development and evaluation
- Debug mode for software development, MCU programming, and debugging

3 Simplified application diagram

Figure 2 shows a simplified block diagram for a typical system with an FS27, using the boost controller to support battery cold-crank events.






Figure 2. Example of application diagram with VBST as a front-end regulator

Figure 3 shows a simplified block diagram for a typical system with an FS27, using the boost controller to generate a voltage above the high-voltage buck output voltage.




**Figure 3. Example of application diagram with VBST as a back-end regulator**

Figure 4 shows a simplified block diagram for a typical system with an FS27, using the low-side controller to support 24 V and 48 V battery applications.



**Figure 4. Example of application diagram with low-side controller as SEPIC**

Figure 5 shows a simplified block diagram for a typical system with an FS27, using the low-side controller to support 48 V battery applications.



aaa-061462

**Figure 5. Example of application diagram with low-side controller as Flyback**

## 4 Ordering information

This section describes the part numbers available for purchase, with their main differences. It also depicts how the part number reference is built.

#### 4.1 Part number list

[Table 1](#) shows a non-exhaustive list of part number examples.

### Table 1. Device segmentation

Part number	Low-side controller configuration	VPRE current capability	VCORE current capability	Long duration timer (LDT)	Watchdog type	LBIST	Safe state pin	FS1B	DCLINK discharge function	Fault recovery	FCCU monitoring
FS2711xxB	Boost	2.5 A	3.5 A	Optional	Simple	No	FS0B	Optional	Optional	No	Optional
FS2711xxD	Boost	2.5 A	3.5 A	Optional	Challenger	Yes	FS0B	Optional	Optional	Optional	Yes
FS2713xxB	Boost	2.5 A	3.5 A	Optional	Simple	No	LIMP	Optional	No	No	Optional
FS2713xxD	Boost	2.5 A	3.5 A	Optional	Challenger	Yes	LIMP	Optional	No	Optional	Yes
FS2731xxD	SEPIC	2.5 A	3.5 A	Optional	Challenger	Yes	FS0B	Optional	Optional	Optional	Yes

Additional part numbers will exist with different features and parametric settings.



Table 2. Orderable part numbers

Part number	Description	Package
PFS2700BMDA0AD	Blank B0 superset FS0B prototype version	LQFP48
PFS2702BMDA0AD	Blank B0 superset LIMP prototype version	LQFP48

## 5 Applications

### xEV and powertrain market

- Inverter
- Onboard charger (OBC), DCDC
- Battery management system (BMS)
- Belt starter generator (BSG)

### Body market

- Gateway
- Zonal control
- Body controller
- Smart junction box

### Safety and chassis

- Suspension
- Power steering

### MCU attach

- S32K3xx high-end family
- Infineon Aurix family (TC4x)
- Renesas RH850 family
- ST SR6 family

## 6 Power management

Table 3. Voltage regulator summary

#	Regulator	Type	Input range	Output range	Output current
1	VBST	High-voltage boost controller	3.2 V to 70 V	up to 18 V	up to 3 A
2	VPRE	Single-phase buck converter	3.2 V to 36 V	3.2 V to 6.35 V	up to 2.5 A
3	VCORE	Single-phase buck converter	3.3 V to 6.35 V	0.8 V to 5.0 V	up to 3.5 A
4	LDO1	LDO	3.3 V to 6.35 V	1.0 V to 5.0 V	up to 400 mA
5	LDO2	LDO	3.3 V to 6.35 V	1.0 V to 5.0 V	up to 400 mA
6	VREF	LDO	3.3 V to 6.35 V	1.8 V to 5.0 V	up to 80 mA
7	TRK1	LDO/tracker	3.3 V to 6.35 V	1.0 V to 5.0 V	up to 150 mA
8	TRK2	LDO/tracker	3.3 V to 6.35 V	1.0 V to 5.0 V	up to 150 mA

## 7 Package information

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to <http://www.nxp.com> and perform a keyword search for the drawing's document number.

Table 4. Package mechanical dimensions

Package	Suffix	Package outline drawing number
7.0 mm × 7.0 mm, 48-pin LQFP exposed pad, with 0.5 mm pitch, and a 4.5 mm × 4.5 mm exposed pad	AE	98ASA00945D

## 8 Revision history

Table 5. Revision history

Document ID	Release date	Description
FS27_PB v.1.0	19 June 2025	Initial version

## Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Suitability for use in automotive applications (functional safety)** — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**SafeAssure** — is a trademark of NXP B.V.

**SafeAssure** — logo is a trademark of NXP B.V.

Tables

Tab. 1.	Device segmentation .....	8	Tab. 4.	Package mechanical dimensions .....	10
Tab. 2.	Orderable part numbers .....	9	Tab. 5.	Revision history .....	10
Tab. 3.	Voltage regulator summary .....	9			

Figures

Fig. 1.	Functional block diagram .....	3	Fig. 4.	Example of application diagram with low-side controller as SEPIC .....	7
Fig. 2.	Example of application diagram with VBST as a front-end regulator .....	5	Fig. 5.	Example of application diagram with low-side controller as Flyback .....	8
Fig. 3.	Example of application diagram with VBST as a back-end regulator .....	6			

Contents

1 General description .....2

2 Features and benefits .....3

3 Simplified application diagram .....5

4 Ordering information .....8

4.1 Part number list .....8

5 Applications .....9

6 Power management .....9

7 Package information .....10

8 Revision history .....10

Legal information .....11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.