

BMA8420TB;BMA8420SB_PB

Battery junction box monitor integrated circuit

Rev. 1.0 — 21 October 2025

Product brief

1 General description

The BMA8420xB is a battery junction box controller-integrated circuit (IC) designed for automotive applications, such as hybrid electric vehicles (HEV), electric vehicles (EV), and industrial applications (ESS).

The device redundantly measures currents, voltages, and temperatures. It processes the results and detects application fault events (short circuit, crash signals, and so on), to trigger reactions without a microcontroller (GPIOs, pyrotechnic switch).

The ASIL D device integrates numerous pack-level functions into a single IC. It measures currents, voltages, and temperatures. It processes the measurement results locally for detection of configurable fault events (for example, short circuit, crash signals). The device can execute reactions to fault events (for example, pyrotechnic switch deployment, digital output control) without microcontroller interaction.

The unique integrated pyrotechnic switch drivers operate independently.

The device enables electrochemical impedance spectroscopy (EIS) with synchronized current and cell voltage measurements.

The supported interface options include an isolated daisy chain (TTL3) or a serial peripheral interface (SPI) for communication with the microcontroller. The BMA8420xB supports the highest automotive safety integrity level (ASIL D) for all its features.



2 Features and benefits

- Current measurement
 - Four current measurement inputs (supporting two ASIL D current measurements)
 - One precise ADC per input (27 bit, 1 kHz)
 - One fast ADC per input (16 bit, 125 kHz)
 - Supports Hall sensor measurement (5 V range)
 - Shunt temperature drift compensation with external temperature sensor
 - One-coulomb counter per channel
 - Overcurrent detection (threshold, di/dt calculation, melting fuse emulation)
 - Switchable architecture support (2 x 400 V / 800 V) with real-time calculation of current between packs
- Electrochemical impedance spectroscopy (EIS)
 - Synchronization of current and cell voltage measurements
 - EIS measurement up to 1 kHz
 - Integrated discrete Fourier transform
- General-purpose measurement
 - 16 measurement inputs, supporting up to eight redundant measurements (16 bit, 1 kHz)
 - Over- and undervoltage detection
 - Multiplexed with 2 x 8 GPIOs
- Event manager
 - Set of input events from other modules (for example, overcurrent detection, fuse emulation, overvoltage detection, digital input ...)
 - Configurable logical processing of the events (for example, debouncing, OR, custom logic functions ...)
 - Triggering reactions (for example, pyrotechnic switch controller, MCU wake-up, GPIOs ...)
- Pyrotechnic switch controller (PSC)
 - Two independent controllers including driver stage
 - AK-LV 16 (2012-07) compliant
 - 1.2 A/2 ms or 1.75 A/0.5 ms driving capability per controller
 - Seemingly instantaneous triggering by the event manager without MCU processing
 - Extensive set of diagnostics (capacitor measurement, ESR measurement, igniter measurement ...)
- SPI controller interface and I²C controller interface to control peripherals
- MCU interface supporting SPI or isolated daisy-chain protocol TPL3
 - SPI (up to 4 Mbit)
 - TPL3 (2 Mbit, 62 nodes, transformer, or capacitive isolation)
- Power management
 - Direct supply from the pyrotechnic switch supply voltage
 - Redundant analog supplies
- Wake-up support (by communication, GPIO, or internal events)
- Supports ASIL D safety goals with redundant measurements, redundant signal processing, redundant pyrotechnic switch controller
- Unique device ID
- Thermally enhanced LQFP64-EP package with 0.5 mm pitch
- AEC-Q100 grade 1 qualification: T_{ambient} -40 °C to 125 °C

3 Applications

Automotive:

- (Plug in) HEV battery management systems
- EV battery management systems

Industrial:

- Stationary energy storage system (ESS)
- Other current or voltage sense applications

4 Ordering information

This section describes the part numbers available for purchasing.

Table 1. Part numbers

Part number	Communication	EIS enablement	2 x 8 IOs	2 x ISENSE inputs	2 x VISENSE inputs	2 x pyrotechnic switch controllers
Full feature set						
MBMA8420TB1AE	TPL	Yes	Yes	Yes	Yes	Yes
MBMA8420SB1AE	SPI	Yes	Yes	Yes	Yes	Yes
Optimized feature set						
MBMA8419TB1AE	TPL	Yes	Yes	Yes	No	Yes
MBMA8418TB1AE	TPL	Yes	Yes	Yes	No	PRM_PSC only
MBMA8416TB1AE	TPL	Yes	Yes	Yes	No	No

5 Block diagram

Figure 1 shows the general architecture of the BMA8420xB.




Figure 1. Block diagram

6 Pinout information




Figure 2. BMA8420 pinout




Figure 3. BMA8419 pinout




Figure 4. BMA8418 pinout




Figure 5. BMA8416 pinout

Table 2. Pinout LQFP64_EP

Ordered lists describe alternative functions.

Symbol	Pin	Description
SEC_VREF5V0	1	Secondary 5 V reference voltage.
SEC_VDDA	2	Secondary internal analog supply.
DNC1	3	Do not connect. Keep floating in the application.
PRM_VREF5V0	4	Primary 5 V reference voltage.
PRM_VDDA	5	Primary internal analog supply.
VSSA	6	Internal analog ground reference.
PRM_IO0	7	<ul style="list-style-type: none"> Primary digital input/output 0. Primary analog measurement input 0.
PRM_IO1	8	<ul style="list-style-type: none"> Primary digital input/output 1. Primary analog measurement input 1.
PRM_IO2	9	<ul style="list-style-type: none"> Primary digital input/output 2. Primary analog measurement input 2.
PRM_IO3	10	<ul style="list-style-type: none"> Primary digital input/output 3. Primary analog measurement input 3.
PRM_VDDC	11	Primary VDDC supply output.
PRM_VSSIO	12	Primary IO ground reference and VDDD ground reference.
PRM_IO4	13	<ul style="list-style-type: none"> Primary digital input/output 4. Primary analog measurement input 4.
PRM_IO5	14	<ul style="list-style-type: none"> Primary digital input/output 5. Primary analog measurement input 5.
PRM_IO6	15	<ul style="list-style-type: none"> Primary digital input/output 6. Primary analog measurement input 6.
PRM_IO7	16	<ul style="list-style-type: none"> Primary digital input/output 7. Primary analog measurement input 7.
PRM_ISENSEP	17	Primary positive analog input for current measurement.
PRM_ISENSEN	18	Primary negative analog input for current measurement.
SEC_ISENSEN	19	Secondary negative analog input for current measurement.
SEC_ISENSEP	20	Secondary positive analog input for current measurement.
DNC2	21	Do not connect. Keep floating in the application.
PRM_VISENSEP	22	<ul style="list-style-type: none"> Primary positive analog input for current/voltage measurement. For BMA8416, BMA8418, and BMA8419 connect to GND
PRM_VISENSEN	23	<ul style="list-style-type: none"> Primary negative analog input for current/voltage measurement. For BMA8416, BMA8418, and BMA8419 connect to GND
SEC_VISENSEN	24	<ul style="list-style-type: none"> Secondary negative analog input for current/voltage measurement. For BMA8416, BMA8418, and BMA8419 connect to GND
SEC_VISENSEP	25	<ul style="list-style-type: none"> Secondary positive analog input for current/voltage measurement. For BMA8416, BMA8418, and BMA8419 connect to GND
DNC3	26	Do not connect. Keep floating in the application.

Table 2. Pinout LQFP64_EP...continued

Ordered lists describe alternative functions.

Symbol	Pin	Description
SEC_PSCGND	27	<ul style="list-style-type: none"> Secondary pyrotechnic switch controller ground. For BMA8416 and BMA8418 connect to GND
SEC_PSCLS	28	<ul style="list-style-type: none"> Secondary pyrotechnic switch controller low-side switch input. For BMA8416 and BMA8418 connect to GND
DNC4	29	Do not connect. Keep floating in the application.
SEC_PSCHS	30	<ul style="list-style-type: none"> Secondary pyrotechnic switch controller high-side switch output. For BMA8416 and BMA8418 connect to SEC_VBAT
SEC_PSCCER	31	<ul style="list-style-type: none"> Secondary pyrotechnic switch controller capacitor. For BMA8416 and BMA8418 connect to SEC_VBAT
SEC_VBAT	32	Device supply voltage and secondary pyrotechnic switch controller charge input.
SEC_IO7	33	<ul style="list-style-type: none"> Secondary digital input/output 7. Secondar analog measurement input 7.
SEC_IO6	34	<ul style="list-style-type: none"> Secondary digital input/output 6. Secondar analog measurement input 6.
SEC_IO5	35	<ul style="list-style-type: none"> Secondary digital input/output 5. Secondar analog measurement input 5.
SEC_IO4	36	<ul style="list-style-type: none"> Secondary digital input/output 4. Secondar analog measurement input 4.
SEC_IO3	37	<ul style="list-style-type: none"> Secondary digital input/output 3. Secondar analog measurement input 3.
SEC_IO2	38	<ul style="list-style-type: none"> Secondary digital input/output 2. Secondar analog measurement input 2.
SEC_VSSIO	39	Secondary I/O ground reference.
SEC_IO1	40	<ul style="list-style-type: none"> Secondary digital input/output 1. Secondar analog measurement input 1.
SEC_IO0	41	<ul style="list-style-type: none"> Secondary digital input/output 0. Secondar analog measurement input 0.
SEC_VDDC	42	Secondary VDDC supply output.
GPIO0_CS2N	43	<ul style="list-style-type: none"> General-purpose logic input/output 0. SPI controller chip select output (CS2N).
GPIO1_MISO2	44	<ul style="list-style-type: none"> General-purpose logic input/output 1. SPI controller data input (MISO2).
GPIO2_SCL_SCLK2	45	<ul style="list-style-type: none"> General-purpose logic input/output 2. I²C controller clock input or output (SCL). SPI controller clock output (SCLK2).
GPIO3_SDA_MOSI2	46	<ul style="list-style-type: none"> General-purpose logic input/output 3. I²C controller data input or output (SDA). SPI controller data output (MOSI2).
CSN_RXTXLN	47	<ul style="list-style-type: none"> SPI target chip select input (CSN). TPL RX negative input from lower node. TPL TX negative output to lower node.

Table 2. Pinout LQFP64_EP...continued*Ordered lists describe alternative functions.*

Symbol	Pin	Description
RXTXLP	48	<ul style="list-style-type: none"> • TPL RX positive input from lower node. • TPL TX positive output to lower node.
MOSI_RXTXHP	49	<ul style="list-style-type: none"> • SPI target data input (MOSI). • TPL RX positive input from upper node. • TPL TX positive output to upper node.
SCLK_RXTXHN	50	<ul style="list-style-type: none"> • SPI target clock input (SCLK). • TPL RX negative input from upper node. • TPL TX negative output to upper node.
GPIO4_MISO	51	<ul style="list-style-type: none"> • SPI target data output (MISO). • General-purpose logic input/output 4.
VDDIO	52	External VDDIO supply input.
VSSC	53	VDDC ground reference.
SEC_VREF2V5	54	Secondary 2.5 V reference voltage.
DNC5	55	Do not connect. Keep floating in the application.
PRM_VREF2V5	56	Primary 2.5 V reference voltage.
DNC6	57	Do not connect. Keep floating in the application.
PSC_CFG	58	<ul style="list-style-type: none"> • Pyrotechnic switch controllers capacitor charging configuration pin. • For BMA8416 connect to GND
PRM_PSCGND	59	<ul style="list-style-type: none"> • Primary pyrotechnic switch controller ground. • For BMA8416 connect to GND
PRM_PSCLS	60	<ul style="list-style-type: none"> • Primary pyrotechnic switch controller low-side switch input. • For BMA8416 connect to GND
DNC7	61	Do not connect. Keep floating in the application.
PRM_PSCHS	62	<ul style="list-style-type: none"> • Primary pyrotechnic switch controller high-side switch output. • For BMA8416 connect to PRM_VBAT
PRM_PSCCER	63	<ul style="list-style-type: none"> • Primary pyrotechnic switch controller capacitor. • For BMA8416 connect to PRM_VBAT
PRM_VBAT	64	• Device supply voltage and primary pyrotechnic switch controller charge input.
GNDFLAG	GNDFLAG	Grounded exposed pad.

7 Limiting values

Table 3. Limiting values

All voltages are defined relatively to the ground.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Voltage ratings						
V _{BAT}	PRM_VBAT and SEC_VBAT input voltage		-0.3	—	35	V
V _{DDA}	PRM_VDDA and SEC_VDDA voltage		-0.3	—	1.65	V
V _{DDC}	PRM_VDDC and SEC_VDDC voltage		-0.3	—	5.5	V
V _{REF5V0}	PRM_VREF5V0 and SEC_VREF5V0 voltage		-0.3	—	5.5	V
V _{REF2V5}	PRM_VREF2V5 and SEC_VREF2V5 voltage		-0.3	—	3	V
V _{i(IO)}	General-purpose voltage measurement input voltage (PRM_IOx and SEC_IOx) (x=0 to 7)		-0.3	—	5.5	V
V _{i(GPIO)}	Digital general-purpose input output (GPIO0_CS2N, GPIO1_MISO2, GPIO2_SCL_SCLK2, GPIO3_SDA_MOSI2, GPIO4_MISO)		-0.3	—	5.5	V
V _{i(ISENSE)}	PRM_ISENSEP, PRM_ISENSEN, SEC_ISENSEP, SEC_ISENSEN precision current measurement input voltage		-0.4	—	5.5	V
V _{i(VISENSE)}	PRM_VISENSEP, PRM_VISENSEN, SEC_VISENSEP, SEC_VISENSEN precision voltage and current measurement input voltage		-0.4	—	5.5	V
V _{i(PSC)}	PRM_PSCHS, PRM_PSCLS, SEC_PSCHS, and SEC_PSCLS voltage		-0.3	—	25	V
V _{i(CER)}	PRM_PSCCER and SEC_PSCCER voltage		-0.3	—	25	V
V _{i(CFG)}	PSC_CFG input voltage		-0.3	—	5.5	V
I _{reverse(ccl)}	Current from PRM_PSCCER to PRM_VBAT or from SEC_PSCCER to SEC_VBAT	Reverse current through the PSC charge current limiter diode in case of power loss	—	—	100	mA
V _{i(DDIO)}	VDDIO voltage		-0.3	—	5.5	V
V _{bus(TPL)}	Voltage on TPL communication bus pins (RXTXHP, RXTXHN, RXTXLP, RXTXLN)		-27	—	40	V
ESD ratings						

Table 3. Limiting values...continued

All voltages are defined relatively to the ground.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{ESD1}	Electrostatic discharge voltage	At any pin; human body model (HBM): according to AEC-Q100-002 (100 pF, 1.5 kΩ)	-2	—	2	kV
V _{ESD2}	Electrostatic discharge voltage	CSN_RXTXLN, RXTXLP, MOSI_RXTXHP, SCLK_RXTXHN,	-4	—	4	kV
V _{ESD3-2}	Electrostatic discharge voltage	At all pins; charged device model (CDM): according to JEDEC JS-002-2018	-500	—	500	V
V _{ESD4-2}	Electrostatic discharge voltage	At corner pins; CDM: according to JEDEC JS-002-2018	-750	—	750	V
Thermal ratings						
T _j	Junction temperature		-40	—	150	°C
T _{reflow(peak)}	Peak reflow temperature	Pin soldering temperature limit is for 30 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.	—	—	260	°C
T _{stg}	Storage temperature		-55	—	150	°C

8 Revision history

Table 4. Revision history

Document ID	Release date	Description
BMA8420TB;BMA8420SB_PB v.1.0	21 October 2025	Initial version

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Licenses

Purchase of NXP ICs with NFC technology — Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Part numbers	4	Tab. 3.	Limiting values	10
Tab. 2.	Pinout LQFP64_EP	7	Tab. 4.	Revision history	12

Figures

Fig. 1.	Block diagram	5	Fig. 4.	BMA8418 pinout	6
Fig. 2.	BMA8420 pinout	6	Fig. 5.	BMA8416 pinout	6
Fig. 3.	BMA8419 pinout	6			

Contents

1	General description	1
2	Features and benefits	2
3	Applications	3
4	Ordering information	4
5	Block diagram	5
6	Pinout information	6
7	Limiting values	10
8	Revision history	12
	Legal information	13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.