# SOT2173-1

WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body

16 April 2025 Package information



## 1 Package summary

Package type descriptive code WLCSP37

Package style descriptive code WLCSP (wafer level chip-size package)

Package body material typeS (silicon)Manufacturer package code98ASA02186D


Table 1. Package summary

Table 11 Tuestage cummary							
Parameter	Min	Nom	Max	Unit			
package length	2.6	2.63	2.66	mm			
package width	2.915	2.945	2.975	mm			
seated height	0.455	0.49	0.525	mm			
nominal pitch	-	0.35	-	mm			
actual quantity of termination	-	37	-				




WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body

### 2 Package outline




WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body

### 3 Soldering




WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body



SOT2173-1

WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body



SOT2173-1

WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body

WLCSP-37 I/O 2.63 X 2.495 X 0.49 PKG, 0.35 PITCH (BACKSIDE COATING INCLUDED)

SOT2173-1

#### NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\frac{\sqrt{3}}{\sqrt{4}}$  PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 13 DEC 2023

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA02186D	0	

Figure 5. Package outline note WLCSP37 (SOT2173-1)

WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body

### 4 Legal information

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP37, wafer level chip-size package; 37 terminals; 0.35 mm pitch; 2.63 mm x 2.495 mm x 0.49 mm body

### **Contents**

1	Package summary	1
2	Package outline	2
3	Soldering	3
4	Legal information	7

Document feedback