



SOT2093-1

HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body

8 December 2020

Package information

1 Package summary

Terminal position code	B (bottom)
Package type descriptive code	HUFLGA32
Package style descriptive code	UFLGA (ultra thin fine-pitch land grid array package)
Mounting method type	S (surface mount)
Issue date	09-11-2020
Manufacturer package code	98ASA01720D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	4.425	4.5	4.575	mm
package width	4.425	4.5	4.575	mm
package height	-	0.46	0.6	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	32	-	




HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body

2 Package outline




HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body



HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body


3 Soldering



HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body

H-FC-PLGA-32 I/O
4.5 X 4.5 X 0.46 PKG, 0.5 PITCH

SOT2093-1



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION.
DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING
PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DAIE: 09 NOV 2020


MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01720D	REVISION: 0
--	------------------------	--------------------------------	----------------

Figure 4. Reflow soldering footprint part2 for HUFLGA32 (SOT2093-1)

HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body

H-FC-PLGA-32 I/O
4.5 X 4.5 X 0.46 PKG, 0.5 PITCH

SOT2093-1



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 09 NOV 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01720D	REVISION: O	
--	------------------------	--------------------------------	----------------	--

Figure 5. Reflow soldering footprint part3 for HUFLGA32 (SOT2093-1)

HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body

H-FC-PLGA-32 I/O
4.5 X 4.5 X 0.46 PKG, 0.5 PITCH

SOT2093-1

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
- 4. DIMENSION APPLIES TO ALL LEADS.

© NXP B.V. ALL RIGHTS RESERVED		DATE: 09 NOV 2020		
MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01720D	REVISION: 0	

Figure 6. Package outline note HUFLGA32 (SOT2093-1)

HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

HUFLGA32, thermal enhanced ultra-thin, fine-pitched land grid array package, 32 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.46 mm body

Contents

1	Package summary	1
2	Package outline	2
3	Soldering	4
4	Legal information	8