

SOT2033-1

WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body

27 October 2019

Package information

Package summary

Terminal position code B (bottom) WLCSP91 Package type descriptive code

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

08-07-2019 Issue date Manufacturer package code 98ASA01413D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	4.395	4.425	4.455	mm
package width	4.03	4.06	4.09	mm
seated height	-	0.263	0.285	mm
nominal pitch	-	0.15	-	mm
actual quantity of termination	-	91	-	




WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body


2 Package outline



WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body




WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body




SOT2033-1

WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body



WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body



WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body

BARE DIE 91 I/O (WITH GOLD BUMP) 4.425 X 4.06 X 0.263 pkg, 0.15 PITCH

SOT2033-1

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

DIMENSIONS APPLY TO ALL PINS.

© NXP B.V. ALL RIGHTS RESERVED DATE: 08 JUL 2019

DRAWING NUMBER: REVISION: STANDARD: MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE NON JEDEC 98ASA01413D 0

Figure 6. Package outline note of WLCSP91 (SOT2033-1)

WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body

3 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP91, wafer level chip scale package, 91 terminals with gold bump, 0.15 mm pitch, 4.425 mm x 4.06 mm x 0.263 mm body

Contents

1	Package summary
2	Package outline
3	Legal information

Date of release: 27 October 2019