SOT1999-1



WLCSP12, wafer level chip scale package; 12 terminals, 0.5 mm pitch, 2.06 mm x 2.018 mm x 0.6 mm body

19 June 2019

Package informat

Package information

Package summary

Terminal position code B (bottom) WLCSP12 Package type descriptive code

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date 11-06-2019 Manufacturer package code SOT1999-1


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	2.03	2.06	2.09	mm
package width	1.988	2.018	2.048	mm
seated height	0.55	0.6	0.65	mm
package height	0.34	0.36	0.38	mm
nominal pitch	-	0.5	-	mm
actual quantity of termination	-	12	-	



WLCSP12, wafer level chip scale package; 12 terminals, 0.5 mm pitch, 2.06 mm x 2.018 mm x 0.6 mm body

2 Package outline



WLCSP12, wafer level chip scale package; 12 terminals, 0.5 mm pitch, 2.06 mm x 2.018 mm x 0.6 mm hody

3 Soldering




Figure 2. Reflow soldering footprint part1 for WLCSP12 (SOT1999-1)

WLCSP12, wafer level chip scale package; 12 terminals, 0.5 mm pitch, 2.06 mm x 2.018 mm x 0.6 mm body





Figure 3. Reflow soldering footprint part2 for WLCSP12 (SOT1999-1)

WLCSP12, wafer level chip scale package; 12 terminals, 0.5 mm pitch, 2.06 mm x 2.018 mm x 0.6 mm body



© NXP B.V. ALL RIC	SHIS RESERVED		DATE: 1	1 JUN 2019
MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER:	REVISION:	

Figure 4. Reflow soldering footprint part3 for WLCSP12 (SOT1999-1)

WLCSP12, wafer level chip scale package; 12 terminals, 0.5 mm pitch, 2.06 mm x 2.018 mm x 0.6 mm

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP12, wafer level chip scale package; 12 terminals, 0.5 mm pitch, 2.06 mm x 2.018 mm x 0.6 mm body

Contents

1	Package summary	1
2	Package outline	
3	Soldering	
4		