

SOT1996-1

HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body

2 July 2021

Package information

1 Package summary

Terminal position code B (bottom)

Package type descriptive code HLFLGA21

Package style descriptive code HLLGA (thermal enhanced low profile land grid

array)

Mounting method type S (surface mount)

Issue date 29-08-2018

Manufacturer package code 98ASA01306D


Table 1. Package summary

| Parameter | Min | Nom | Max | Unit |
|--------------------------------|-------|-------|-------|------|
| package length | 6.1 | 6.2 | 6.3 | mm |
| package width | 6.1 | 6.2 | 6.3 | mm |
| seated height | 1.078 | 1.148 | 1.218 | mm |
| nominal pitch | - | 0.9 | - | mm |
| actual quantity of termination | - | 21 | - | |




HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 1.148 mm body

2 Package outline




HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body



HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body


3 Soldering



| © NXP B.V. | ALL RIGHTS RESERVED | | DATE: 2 | 9 AUG 2018 |
|----------------------------|---------------------|-----------------|-----------|------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01306D | 0 | |

Figure 3. Reflow soldering footprint part1 for HLFLGA21 (SOT1996-1)


HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body



SOT1996-1

Figure 4. Reflow soldering footprint part2 for HLFLGA21 (SOT1996-1)

HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body



THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

| © NXP B.V. | ALL RIGHTS RESERVED | | DATE: 2 | 9 AUG 2018 |
|----------------------------|---------------------|-----------------|-----------|------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01306D | 0 | |

Figure 5. Reflow soldering footprint part3 for HLFLGA21 (SOT1996-1)

HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body

PLGA-21 I/O 6.2 X 6.2 X 1.148 PKG, 0.9 PITCH SOT1996-1 NOTES: 1. ALL DIMENSIONS IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY. DIMENSION APPLIES TO ALL LEADS AND FLAG. THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 21) AND THE PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD). © NXP B.V. ALL RIGHTS RESERVED DATE: 29 AUG 2018 STANDARD: DRAWING NUMBER: REVISION: MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE NON-JEDEC 98ASA01306D 0

SOT1996-1

Figure 6. Package outline note HLFLGA21(SOT1996-1)

HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body

4 Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

HLFLGA21, thermal enhanced low profile fine-pitch land grid array package, 21 terminals, 0.9 mm pitch, 6.2 mm x 6.2 mm x 1.148 mm body

Contents

| 1 | Package summary | 1 |
|---|-----------------|---|
| 2 | Package outline | |
| 3 | Soldering | |
| 4 | | |