1. Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP41

Package type industry code WLCSP41

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date14-6-2017Manufacturer package codeSOT1926


Table 1. Package summary

Symbol	Parameter	Min	Тур	Nom	Max	Unit
D	package length	-	-	1.5	-	mm
E	package width	-	_	1.455	-	mm
Α	seated height	-	_	-	-	mm
A ₂	package height	-	_	0.275	-	mm
n ₂	actual quantity of termination	-	-	41	-	



WLCSP41, wafer level chip-scale package; 41 bumps; 1.500 mm x 1.455 mm x 0.275 mm body

2. Package outline



2/5

WLCSP41, wafer level chip-scale package; 41 bumps; 1.500 mm x 1.455 mm x 0.275 mm body

Bottom View (looking at the bumps)

LTE5201xC Bumps Coordination

Bump	X (um)	Y (um)
A1	-627.5	-650.0
B1	-627.5	-500.0
K1	-627.5	500.0
L1	-627.5	650.0
A2	-477.5	-650.0
B2	-477.5	-500.0
K2	-477.5	500.0
L2	-477.5	650.0
А3	-327.5	-650.0
K3	-327.5	500.0
L3	-327.5	650.0
B4	-252.5	-500.0
A5	-177.5	-650.0
K5	-177.5	500.0
L5	-177.5	650.0
C6	-27.5	-160.0
E6	-27.5	-10.0
K6	-27.5	500.0
L6	-27.5	650.0
C7	122.5	-160.0

Bump	X (um)	Y (um)
E7	122.5	-10.0
K7	122.5	500.0
L7	122.5	650.0
A8	177.5	-650.0
В8	177.5	-500.0
A9	327.5	-650.0
В9	327.5	-500.0
A10	477.5	-650.0
B10	477.5	-500.0
D10	477.5	-130.0
F10	477.5	20.0
G10	477.5	170.0
L10	477.5	650.0
A11	627.5	-650.0
B11	627.5	-500.0
D11	627.5	-130.0
F11	627.5	20.0
G11	627.5	170.0
H11	627.5	330.0
J11	627.5	490.0
L11	627.5	650.0

Notes: Coordinates w.r.t center of chip

Fig. 2. Package outline note WLCSP41 (SOT1926-1)

3/5

WLCSP41, wafer level chip-scale package; 41 bumps; 1.500 mm x 1.455 mm x 0.275 mm body

3. Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP41, wafer level chip-scale package; 41 bumps; 1.500 mm x 1.455 mm x 0.275 mm body

4. Contents

1.	Package summary	1
2.	Package outline	2
3.	Legal information	4
© N	IXP Semiconductors N.V. 2017. All rights reserved	_
For	more information, please visit: http://www.nxp.com	
	sales office addresses, please send an email to: salesaddresses@nxp.com e of release: 16 June 2017	