1. Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP48

Package type industry code WLCSP48

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date11-12-2017Manufacturer package code98ASA01163D

Table 1. Package summary


Symbol	Parameter	Min	Тур	Nom	Max	Unit
D	package length	-	-	2.51	-	mm
E	package width	-	-	3.55	-	mm
Α	seated height	-	-	0.525	-	mm
е	nominal pitch	-	_	0.4	-	mm
n ₂	actual quantity of termination	-	_	48	-	A/A



Package information

WLCSP48, wafer level chip-scale package; 48 bumps; 0.4 mm pitch, 2.51 mm x 3.55 mm x 0.525 mm body

2. Package outline



WLCSP48, wafer level chip-scale package; 48 bumps; 0.4 mm pitch, 2.51 mm x 3.55 mm x 0.525 mm body

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

23. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

 $_{
m \Delta}$ maximum solder ball diameter measured parallel to datum c.

 $\sqrt{5.\!\!\setminus}$ datum c, the seating plane, is determined by the spherical crowns of the solder balls.

6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED


DATE: 11 DEC 2017

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	SOT1887-3	0	

Fig. 2. Package outline note WLCSP48 (SOT1887-3)

WLCSP48, wafer level chip-scale package; 48 bumps; 0.4 mm pitch, 2.51 mm x 3.55 mm x 0.525 mm body

3. Soldering



WLCSP48, wafer level chip-scale package; 48 bumps; 0.4 mm pitch, 2.51 mm x 3.55 mm x 0.525 mm body





Fig. 4. Reflow soldering footprint part2 for WLCSP48 (SOT1887-3)

WLCSP48, wafer level chip-scale package; 48 bumps; 0.4 mm pitch, 2.51 mm x 3.55 mm x 0.525 mm body



WLCSP48, wafer level chip-scale package; 48 bumps; 0.4 mm pitch, 2.51 mm x 3.55 mm x 0.525 mm body

4. Legal information

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP48, wafer level chip-scale package; 48 bumps; 0.4 mm pitch, 2.51 mm x 3.55 mm x 0.525 mm body

5. Contents

1.	Package summary	1
2.	Package outline	2
3.	Soldering	4
4.	Legal information	7
© N	IXP B.V. 2018. All rights reserved	
For	more information, please visit: http://www.nxp.com sales office addresses, please send an email to: salesaddresses@nxp.com e of release: 10 January 2018	