

# SOT1780-4

WLCSP36, wafer level chip-scale package; 36 bumps; 0.4 mm pitch, 2.62 mm x 2.51 mm x 0.525 mm body (backside coating included)

22 March 2020

Package information

#### 1 Package summary

Terminal position code B (bottom)

Package type descriptive code WLCSP36

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date20-12-2017Manufacturer package code98ASA01158D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	2.59	2.62	2.65	mm
package width	2.48	2.51	2.54	mm
seated height	-	0.525	0.565	mm
nominal pitch	-	0.4	-	mm
actual quantity of termination	-	36	-	




WLCSP36, wafer level chip-scale package; 36 bumps; 0.4 mm pitch, 2.62 mm x 2.51 mm x 0.525 mm body (backside coating included)

### 2 Package outline



WLCSP36, wafer level chip-scale package; 36 bumps; 0.4 mm pitch, 2.62 mm x 2.51 mm x 0.525 mm body (backside coating included)

#### 3 Soldering




PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUC	TORS N.V. ALL RIGHTS RESE	ERVED	DATE: 2	0 DEC 2017
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	SOT1780-4	0	

Figure 2. Reflow soldering footprint part1 for WLCSP36 (SOT1780-4)

WLCSP36, wafer level chip-scale package; 36 bumps; 0.4 mm pitch, 2.62 mm x 2.51 mm x 0.525 mm body (backside coating included)




PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUCT	TORS N.V. ALL RIGHTS RESE	ERVED	DATE: 2	O DEC 2017
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	SOT1780-4	0	
			_	

Figure 3. Reflow soldering footprint part2 for WLCSP36 (SOT1780-4)

WLCSP36, wafer level chip-scale package; 36 bumps; 0.4 mm pitch, 2.62 mm x 2.51 mm x 0.525 mm body (backside coating included)



RECOMMENDED STENCIL THICKNESS 0.1


PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP SEMICONDUC	TORS N.V. ALL RIGHTS RESE	ERVED	DATE: 2	0 DEC 2017
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	SOT1780-4	0	

Figure 4. Reflow soldering footprint part3 for WLCSP36 (SOT1780-4)

body (backside coating included)



© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED				0 DEC 2017
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	SOT1780-4	0	

Figure 5. Package outline note WLCSP36 (SOT1780-4)

WLCSP36, wafer level chip-scale package; 36 bumps; 0.4 mm pitch, 2.62 mm x 2.51 mm x 0.525 mm body (backside coating included)

## 4 Legal information

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

WLCSP36, wafer level chip-scale package; 36 bumps; 0.4 mm pitch, 2.62 mm x 2.51 mm x 0.525 mm body (backside coating included)

#### **Contents**

1	Package summary	.1
2	Package outline	.2
3	Soldering	.3
4	Legal information	

Date of release: 22 March 2020