

SOT1390-10

WLCSP12, wafer level chip-scale package, 12 terminals, 0.4

mm pitch, 1.97 mm x 1.42 mm x 0.525 mm body

11 July 2018

Package information

Package information

# **Package summary**

Terminal position code B (bottom) WLCSP12 Package type descriptive code

Package style descriptive code WLCSP (wafer level chip-size package)

Mounting method type S (surface mount)

Issue date 19-06-2018 Manufacturer package code 98ASA01259D


Table 1. Package summary

Parameter	Min	Nom	Max	Unit
package length	-	1.97	-	mm
package width	-	1.42	-	mm
package height	-	0.525	-	mm
nominal pitch	-	0.4	-	mm
actual quantity of termination	-	12	-	



WLCSP12, wafer level chip-scale package, 12 terminals, 0.4 mm pitch, 1.97 mm x 1.42 mm x 0.525 mm

## 2 Package outline



WLCSP12, wafer level chip-scale package, 12 terminals, 0.4 mm pitch, 1.97 mm x 1.42 mm x 0.525 mm body

#### NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\sqrt{3}$ . PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.

5.\ DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALL

6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.

© NXP B.V. ALL RIGHTS RESERVED


DATE:19 JUNE 2018

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA01259D	0	

Figure 2. Package outline note WLCSP12 (SOT1390-10)


WLCSP12, wafer level chip-scale package, 12 terminals, 0.4 mm pitch, 1.97 mm x 1.42 mm x 0.525 mm

## 3 Soldering




SOT1390-10

WLCSP12, wafer level chip-scale package, 12 terminals, 0.4 mm pitch, 1.97 mm x 1.42 mm x 0.525 mm



WLCSP12, wafer level chip-scale package, 12 terminals, 0.4 mm pitch, 1.97 mm x 1.42 mm x 0.525 mm body



SOT1390-10

WLCSP12, wafer level chip-scale package, 12 terminals, 0.4 mm pitch, 1.97 mm x 1.42 mm x 0.525 mm

# 4 Legal information

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including -without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### **NXP Semiconductors**

SOT1390-10

WLCSP12, wafer level chip-scale package, 12 terminals, 0.4 mm pitch, 1.97 mm x 1.42 mm x 0.525 mm body

### **Contents**

1	Package summary	1
2	Package outline	
3	Soldering	4
4	l egal information	