

MCXN_1P02G

Mask Set Errata

Rev. 3.0 — 27 October 2025

Errata

1 Mask Set Errata for Mask 1P02G

1.1 Revision History

This report applies to mask 1P02G for these products:

- MCXN526VKLT
- MCXN247VDFT
- MCXN247VKLT
- MCXN247VPBT
- MCXN946VPBT
- MCXN547VPBT
- MCXN546VPBT
- MCXN537VDFT
- MCXN537VKLT
- MCXN537VPBT
- MCXN536VDFT
- MCXN536VKLT
- MCXN536VPBT
- MCXN527VDFT
- MCXN947VDFT
- MCXN946VDFT
- MCXN546VDFT
- MCXN547VDFT
- MCXN947VKLT
- MCXN946VKLT
- MCXN547VKLT
- MCXN546VKLT
- MCXN947VPBT
- MCXN527VKLT
- MCXN526VDFT

Table 1. Revision History

Revision	Release Date	Significant Changes
3.0	10/2025	<p>The following errata were added.</p> <ul style="list-style-type: none">• ERR052344 <p>The following errata were revised.</p> <ul style="list-style-type: none">• ERR052651• ERR051617• ERR052278• ERR052241• ERR051379



Table 1. Revision History...continued

Revision	Release Date	Significant Changes
2.0	1/2025	<p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR052651 • ERR052278 • ERR052451 • ERR052650 • ERR052558 • ERR052476 <p>The following errata were revised.</p> <ul style="list-style-type: none"> • ERR051617 • ERR052122
1.0	9/2024	<p>The following errata were removed.</p> <ul style="list-style-type: none"> • ERR051162 <p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR052241
0.1	1/2024	<p>The following errata were added.</p> <ul style="list-style-type: none"> • ERR052108 • ERR051998 • ERR052122 • ERR050432 • ERR051989
0.0	9/2023	Initial Revision

1.2 Errata and Information Summary

Table 2. Errata and Information Summary

Erratum ID	Erratum Title
ERR051713	ADC: Extra conversion can occur when moving to low power mode
ERR052278	Arm Errata 2435965 [Cortex-M33]: DWT comparator match on cycle count is not reported to the ETM if there is no instruction executing on the processor
ERR052241	CDOG: Restart command cannot let timer count down
ERR051051	Core: A partially completed VLLDM might leave Secure floating-point data unprotected
ERR050505	Core: Access permission faults are prioritized over unaligned Device memory faults
ERR050501	Core: DFSR.EXTERNAL is not set correctly when waking up from sleep
ERR050502	Core: Execution priority might be wrong for one cycle after AIRCR is changed
ERR050500	Core: Group priority of a Non-secure interrupt might be incorrect when AIRCR.PRIS is set
ERR050503	Core: Non-secure HardFault exception might preempt when disabled by AIRCR.BFHFNMINS
ERR050504	Core: Sorting of pending interrupts might be wrong when high latency IRQs are pending
ERR050875	CoreSight: AHB-AP can issue transactions where HADDR[1:0] is not aligned to HSIZE on the AHB
ERR051704	DCDC: Failure changing to Low drive-strength mode
ERR051703	ENC: Compare interrupt generation persists when position counter equals to compare value
ERR051204	ENET: MAC Unable to Identify PTP SYNC and Follow_Up Messages with Peer Delay Reserved Multicast Address in the 802.1AS Mixed Mode Operation

Table 2. Errata and Information Summary...continued

Erratum ID	Erratum Title
ERR051993	FLASH: Flash fails to become ready during asynchronous interrupt event
ERR052651	FlexCAN: CAN frames dropped when using Enhanced RX FIFO
ERR052650	FlexCAN: Frames dropped from Enhanced RX FIFO when message buffer is locked for more than one CAN frame time
ERR052558	FlexCAN: Message buffer (MB) overrun status is cleared when reading Enhanced RX FIFO (ERF)
ERR052122	I3C : Data size limitation in Message mode DDR transfer
ERR052344	I3C: Controller Clock stalling feature not available in I3C Controller
ERR051617	I3C:In I2C controller mode generates unintended repeated START before sending STOP
ERR051588	LPSPi:Reset transmit FIFO after FIFO underrun by LPSPi Slave.
ERR051629	LPUART:Transmit Complete bit (STAT[TC]) is not set.
ERR051705	NPX: Error when reading REMAP register
ERR051374	PWM fault may work abnormally when the fault signal is very narrow
ERR051989	PWM: output may be abnormal when the value of phase delay register is reduced from a non-zero value to 0.
ERR051689	PWM: Stretch count prescaler does not work properly
ERR052476	ROM: Infinite reset loop entered when LVD event occurs
ERR051998	ROM: Command "get-property 12" not supported when using USB interface
ERR052108	ROM: LDO_SYS VDD level not returned to Normal voltage range after programming fuses
ERR052451	ROM: Unable to disable ISP mode entry
ERR051421	SAI: Synchronous mode with bypass is not supported
ERR051379	SRAM: Incorrect data reads when Auto-clock gating and ECC are enabled
ERR050432	uSDHC: SD card initialization will fail after single block read without STOP CMD

2 Known Errata

ERR051713: ADC: Extra conversion can occur when moving to low power mode

Description

When high-priority trigger exceptions are enabled (ADCx->CFG[HPT_EXDI] = 0x1) and the ADC command uses the "Repeat until true" compare option (ADCx->CMDHa[CMPE] = 0x3), an extra conversion occurs at the end of the conversion cycle if a higher priority trigger is asserted when a low power request is also made. This can result in erroneous extra data in the result FIFO and/or prevent the ADC module from being disabled in the low power mode (even if the Doze enable bit is set - ADCx->CTRL[DOZEN] = 0x1).

Workaround

The ADC workaround is to do ONE of the following:

- Disable the ADC before entering low power mode (ADCx->CTRL[ADEN] = 0)
- Disable high priority exceptions (ADCx->CFG[HPT_EXDI] = 0x1)
- If high priority exceptions are enabled (ADCx->CFG[HPT_EXDI] = 0x1) and "Repeat until true" compare option is used (ADCx->CMDHa[CMPE] = 0x3), then the trigger command select (ADCx->CTRLa[TCMD]) pointing to that command must be the highest priority (ADCx->CTRLa[TPRI] = 0).
- User software waits for final conversion to be completed before entering low power mode.

ERR052278: Arm Errata 2435965 [Cortex-M33]: DWT comparator match on cycle count is not reported to the ETM if there is no instruction executing on the processor

Description

Arm Errata 2435965

Affects: Cortex-M33

Fault Type: Programmer Category C

The Cortex-M33 Data Watchpoint and Trace (DWT) unit supports a Cycle count match event which can be used to trigger the Embedded Trace Macrocell (ETM) to generate a trace packet from the processor. Due to this erratum the event signal is only propagated when an instruction is executing in the pipeline and so no event will be transferred to the ETM if the processor is idle.

Configurations affected:

This erratum affects configurations of the Cortex-M33 processor that includes Halting debug and ETM.

Configuration parameters DBGLVL > 0, ETM > 0.

Workaround

There is no workaround for this erratum.

ERR052241: CDOG: Restart command cannot let timer count down**Description**

Due to this errata, once RESTART command is written to the RESTART register, the Instruction Timer is continually reloaded with the value in the RELOAD register and the counter will not count down (until subsequent accesses of CDOG registers).

Workaround

Replace the RESTART register write instructions in all locations with a write to the STOP register immediately followed by a write to the RELOAD and START registers. Both the STOP and START registers should be written with the same value in this situation.

ERR051051: Core: A partially completed VLLDM might leave Secure floating-point data unprotected**Description**

Arm errata 2219175

Affects: Cortex-M33

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1, r0p2, r0p3, r0p4, r1p0. Open.

The VLLDM instruction allows Secure software to restore a floating-point context from memory. Due to this erratum, if this instruction is interrupted or it faults before it completes, then Secure data might be left unprotected in the floating point register file, including the FPSCR.

Configurations affected:

This erratum affects all configurations of the Cortex-M33 processor configured with the Armv8-M Security Extension and the Floating-point Extension.

Conditions:

This erratum occurs when all the following conditions are met:

- There is no active floating-point context, (CONTROL.FPCA==0)
- Secure lazy floating-point state preservation is not active, (FPCCR_S.LSPACT==0)
- The floating-point registers are treated as Secure (FPCCR_S.TS==1)
- Secure floating-point state needs to be restored, (CONTROL_S.SFPA == 1)
- Non-secure state is permitted to access to the floating-point registers, (NSACR.CP10 == 1)
- A VLLDM instruction has loaded at least one register from memory and does not complete due to an interrupt or fault

Implications:

If the floating-point registers contain Secure data, a VLSTM instruction is usually executed before calling a Non-secure function to protect the Secure data. This might cause the data to be transferred to memory (either directly by the VLSTM or indirectly by the triggering of a subsequent lazy state preservation operation). If the data has been transferred to memory, it is restored using VLLDM on return to Secure state. If the VLLDM is

interrupted or it faults before it completes and enters a Non-secure handler, the partial register state which has been loaded will be accessible to Non-secure state.

Workaround

To avoid this erratum, software can ensure a floating-point context is active before executing the VLLDM instruction by performing the following sequence:

- Read CONTROL_S.SFPA
- If CONTROL_S.SFPA==1 then execute an instruction which has no functional effect apart from causing context creation (such as VMOV S0, S0)

ERR050505: Core: Access permission faults are prioritized over unaligned Device memory faults

Description

Cortex-M33 1080541-C :

A load or store which causes an unaligned access to Device memory will result in an UNALIGNED UsageFault exception. However, if the region is not accessible because of the MPU access permissions (as specified in MPU_RBAR.AP), then the resulting MemManage fault will be prioritized over the UsageFault.

Workaround

There is no workaround.

However, it is expected that no existing software is relying on this behavior since it was permitted in Armv7-M.

ERR050501: Core: DFSR.EXTERNAL is not set correctly when waking up from sleep

Description

Cortex-M33 1367266-C:

An external debug event which causes the processor to enter Debug state or the debug monitor should set DFSR.EXTERNAL. It has been found that this field is not set if the event occurs while the processor is asleep.

Workaround

There is no workaround.

ERR050502: Core: Execution priority might be wrong for one cycle after AIRCR is changed

Description

Cortex-M33 1435973-C:

AIRC is used in the NVIC active tree to calculate the execution priority, which in turn is used to determine fault escalation, exception preemption, and other NVIC-related behaviors. When the active tree is pipelined and there are high latency IRQs active, there might be a glitch in the active tree output for one cycle after AIRCR is changed. The glitch results in NVIC producing wrong execution priority that is neither based on the old AIRCR value nor the new one.

Workaround

There is no workaround for this erratum.

ERR050500: Core: Group priority of a Non-secure interrupt might be incorrect when AIRCR.PRIS is set

Description

Cortex-M33 1113997-C:

When the processor is configured with Security extension and AIRCR.PRIS is 1, the Armv8-M architecture requires that the priorities of Non-secure interrupts are modified to ensure that Secure interrupts are prioritized over Non-secure interrupts. The Armv8-M architecture requires that lower priority numbers take precedence over higher priority numbers. Because of this erratum, a Non-secure interrupt with higher priority number might be handled in the wrong order compared to another Non-secure or Secure interrupt.

Workaround

There is no workaround for this erratum.

ERR050503: Core: Non-secure HardFault exception might preempt when disabled by AIRCR.BFHFNMINS

Description

Cortex-M33 1453380-C:

When the processor implements the Security Extension and AIRCR.BFHFNMINS is 1, the Non-secure banked version of SHCSR.HARDFaultPENDED can be set to 1. This Non-secure pended HardFault might not preempt per architecture because it does not have enough priority (that is, the processor is in HardFault handler mode). If AIRCR.BFHFNMINS is subsequently changed to 0 with the Non-secure HardFault still pending, then the architecture requires that the Nonsecure HardFault should never preempt regardless of execution priority. Because of this erratum, the pended Non-secure HardFault exception preempts when AIRCR.BFHFNMINS is 0 and current execution priority is larger than -1 (Non-secure HardFault having higher priority).

Workaround

There is no workaround for this erratum.

ERR050504: Core: Sorting of pending interrupts might be wrong when high latency IRQs are pending

Description

Cortex-M33 1540599-C:

The NVIC contains a pending tree which sorts all pending and enabled interrupts based on priorities. If DHCSR.C_DEBUGEN and DHCSR.C_MASKINTS are 1, DHCSR.S_SDE is 0 and halting debug is allowed, then Nonsecure PendSV, Non-secure SysTick, and Non-secure IRQs should be masked off and they should not affect the sorting of pending and enabled secure interrupts. If multiple high latency IRQs are pending and enabled with different security targets and priorities, then Non-secure IRQs which should be masked off might

cause the pending tree output to be a pending Secure interrupt without highest priority. This is because of incorrect masking before doing priority comparisons in the tree.

Workaround

There is no workaround for this erratum.

ERR050875: CoreSight: AHB-AP can issue transactions where HADDR[1:0] is not aligned to HSIZE on the AHB

Description

ARM errata 1624041

This erratum affects the following components:

- AHB Access Port.

The ARM Debug Interface v5 Architecture Specification specifies a TAR (Transfer Address Register) in the MEM-AP that holds the memory address to be accessed.

TAR[1:0] is used to drive HADDR[1:0] when accesses are made using the Data Read/Write register DRW.

When the AHB-AP is programmed to perform a word or half-word sized transaction the AHB-AP does not force HADDR[1:0] to be aligned to the access size. This can result in illegal AHB transactions that are not correctly aligned according to HSIZE if HADDR[1:0] is programmed with an unaligned value.

Conditions:

- 1) TAR[1:0] programmed with a value that is not aligned with the size programmed in the CSW register of the AHB-AP.
- 2) An access is initiated by an access to the Data Read/Write Register (DRW) in the AHB-AP.

Implications:

As a result of the programming conditions listed above, AHB-AP erroneously initiates an access on the AHB with HADDR[1:0] not aligned to the size on HSIZE. This might initiate an illegal AHB access.

Workaround

TAR[1:0] must be b00 for word accesses, TAR[0] must be b0 for half-word accesses.

Software program should program TAR with an address value that is aligned to transaction size being made.

ERR051704: DCDC: Failure changing to Low drive-strength mode

Description

The DCDC output may fail when transitioning from Normal to Low drive-strength, resulting in the DCDC output voltage dropping to the point it is not able to adequately power the VDD_CORE supply, or causes temporary brown-out conditions. This failure may occur when both of these conditions occur:

- 1) The transition from Normal drive strength (DCDC_VDD_DS = 10b) to Low drive-strength (DCDC_VDD_DS = 01b) occurs when the DCDC is actively switching the output.
- 2) The voltage level set in the bitfield SPC->LP_CFG[DCDC_VDD_LVL] is greater than or equal to the current output voltage of the DCDC.

Because this failure requires a specific timing to manifest, it may fail very infrequently in an application. The greater the load current of the DCDC, the more likely the failure will occur because the DCDC will spend more time in the active switching period. A higher rate of transitioning to Low drive-strength will also see a higher failure rate.

There are two scenarios when the DCDC drive-strength can transition from Normal to Low drive-strength, and this failure may occur:

- 1) While the MCU is in Active power mode, and the application changes the drive-strength setting by writing 01b to the bitfield SPC->ACTIVE_CFG[DCDC_VDD_DS]. Writing this bitfield will start the transition to Low drive-strength.
- 2) When the MCU enters a low-power mode (Deep Sleep, Power Down, or Deep Power Down), and Active mode uses Normal drive-strength with ACTIVE_CFG[DCDC_VDD_DS] = 10b, while the low-power mode uses Low drive-strength with LP_CFG[DCDC_VDD_DS] = 01b.

Workaround

This issue will always be avoided when the voltage level at the low-power low drive-strength is lower than the current output voltage of the DCDC. Before transitioning to Low drive-strength, ensure the voltage level in LP_CFG[DCDC_VDD_LVL] is lower than the voltage level in Normal drive-strength configured by ACTIVE_CFG[DCDC_VDD_LVL]. As part of this workaround, the voltage level used in Low drive-strength configured by LP_CFG[DCDC_VDD_LVL] must not be set to the maximum value 11b for 1.2 V at any time in an application.

If the desired voltage level in LP_CFG[DCDC_VDD_LVL] is the same as the level currently set in ACTIVE_CFG[DCDC_VDD_LVL], a workaround is to temporarily increase the voltage level in ACTIVE_CFG[DCDC_VDD_LVL], and then transition to Low drive-strength with the lower level in LP_CFG[DCDC_VDD_LVL]. Here is the sequence for this workaround:

- 1) Ensure LP_CFG is configured for Low drive-strength and the desired voltage level in Low drive-strength mode
- 2) Wait for the SPC bit SC[BUSY] to be clear.
- 3) Write ACTIVE_CFG[DCDC_VDD_LVL] with the value for the voltage level one step higher than the desired level in LP_CFG[DCDC_VDD_LVL].
- 4) Start the transition to Low drive-strength

If the workaround sequence above is used when the MCU enters a low-power mode, then when the MCU wakes the DCDC will return to Normal drive-strength with the output voltage level configured in SPC->ACTIVE_CFG[DCDC_VDD_LVL]. If a lower voltage level is preferred, the application can lower DCDC voltage by waiting for the bit SC[BUSY] to be clear and writing the new voltage level to SPC->ACTIVE_CFG[DCDC_VDD_LVL].

ERR051703: ENC: Compare interrupt generation persists when position counter equals to compare value

Description

When CTRL[CMPIE] is set and the position counter (LPOS and UPOS) matches COMP compare registers (LCOMP and UCOMP), the corresponding compare interrupt is constantly generated as long as the QDC counter value is equal to COMP, even if SW clears the interrupt flags.

Workaround

Keep CTRL[CMPIE] cleared and route the POS_MATCH signal using INPUTMUX to another module to either post-process the signal or to trigger a different interrupt. When the position counter equals COMP, POS_MATCH is asserted. You can use INPUTMUX to send the POS_MATCH trigger to a number of trigger inputs, the most typical use would be to route to CTIMER or SCTIMER to trigger a timer measurement which can be used to measure the time between POS_MATCH pulses. Alternatively, these same timers can be configured to interrupt immediately after 1 count, giving an interrupt 1 timer count after compare register matches.

ERR051204: ENET: MAC Unable to Identify PTP SYNC and Follow_Up Messages with Peer Delay Reserved Multicast Address in the 802.1AS Mixed Mode Operation

Description

This defect occurs only when the Ethernet MAC is configured for IEEE 802.1AS mixed mode. That is, when:

MAC_TIMESTAMP_CONTROL[AV8021ASMEN] = 1'b1

and

MAC_TIMESTAMP_CONTROL[SNAPTYPSEL] = 2'b01 and MAC_TIMESTAMP_CONTROL[TSEVNTENA] = 1'b0.

or

MAC_TIMESTAMP_CONTROL[SNAPTYPSEL] = 2'b01, MAC_TIMESTAMP_CONTROL[TSMSTRENA] = 1'b0, and MAC_TIMESTAMP_CONTROL[TSEVNTENA] = 1'b1.

the Ethernet MAC is unable to capture the ingress timestamp for PTP SYNC and Follow_Up messages that are received with PTP Peer Delay Reserved multicast destination address. The slave node is unable to compute and perform the time correction, and this results in inaccuracies in the maintained system time.

Workaround

The IEEE 802.1AS mixed mode is not a general use case. The time correction can be performed by using either Delay Request-Response or Peer Delay mechanism. However, if mixed mode is required the application must program the MAC_TIMESTAMP_CONTROL[TSENALL] = 1'b1, to enable the MAC to capture the timestamp for all the received packets. The software must identify the PTP SYNC and Follow_Up messages and associate the timestamp status provided by the MAC.

ERR051993: FLASH: Flash fails to become ready during asynchronous interrupt event

Description

The flash can fail to become ready on an asynchronous interrupt event resulting in the SOC stalling and the CPU unable to continue code execution.

This condition occurs when the Flash Doze bit is disabled (CMC0->FLASHCR[FLASHDOZE] = 0) and an asynchronous interrupt event occurs when the flash is attempting to move to low power mode due to a WFI / WFE instruction execution.

Workaround

This issue has one workaround:

- 1) When moving to low power mode, ensure that the Flash Doze bit is set (CMC0->FLASHCR[FLASHDOZE] = 1).

Note that in implementing this workaround, bus masters that can operate during low power modes (such as the DMA engines) will not be able to access the flash.

ERR052651: FlexCAN: CAN frames dropped when using Enhanced RX FIFO

Description

When using message buffers 5 or 15, an incoming CAN frame will be lost (i.e., not latched into its expected Enhanced RX FIFO data element) without indication that the frame was lost if both of the following conditions are met simultaneously.

- 1) A write access is made to the Message Buffer Control and Status word (MB_CS) of the message buffer corresponding to the expected Enhanced RX FIFO data element.
- 2) The write access is made when receiving a frame at a specific Controller Host Interface (CHI) clock cycle. The specific clock cycle depends on the timestamp configuration as detailed below:
 - a) If the timestamp is disabled (CTRL2[TSTAMPCAP] = 00b) - Between the seventh bit of EOF and the second bit of IFS.
 - b) If the timestamp is enabled (CTRL2[TSTAMPCAP] = 01b or 10b or 11b) - Between the fifth bit of EOF and the seventh bit of EOF.

Workaround

There are three workarounds for this errata:

- 1) Disable the Enhanced RX FIFO feature
- 2) Do not use message buffers 5 or 15
- 3) Avoid updated the Message Buffer Control and Status (MB_CS) word of message buffers 5 or 15 when any reception to the Enhanced RX FIFO could occur. This means, it would be safe to update the MB_CS of these message buffers when the FlexCAN is in Freeze mode or when it is otherwise not possible to receive frames from the CAN bus.

ERR052650: FlexCAN: Frames dropped from Enhanced RX FIFO when message buffer is locked for more than one CAN frame time

Description

If the message buffer and Enhanced RX FIFO are both configured for reception and FlexCAN message buffer is locked for more than one CAN frame time, FlexCAN will then start dropping received frames from the RX FIFO. This applies only to select message buffers (5 and 15)

Workaround

There are two workarounds for this issue.

- 1) The message buffer must be read within one CAN frame time after locking the MB
- 2) Avoid using message buffers 5 and 15

ERR052558: FlexCAN: Message buffer (MB) overrun status is cleared when reading Enhanced RX FIFO (ERF)**Description**

Message buffer status becomes "full" when a frame arrives, and status becomes "overrun" when a second message arrives in the same message buffer, if first message has still not been read. If frame reception is happening in ERF and the frame is being read from ERF, these reads could incorrectly clear the MB overrun status. As a result, the overrun event can be missed by the application.

Workaround

Use one of the following workarounds:

Workaround #1: Don't use Enhanced RX FIFO (ERF).

Workaround #2: Don't use any of the message buffers from MB0 to MB7 for reception if ERF is enabled. MB0 to MB7 can be used for transmission.

ERR052122: I3C : Data size limitation in Message mode DDR transfer**Description**

The message length in DDR message (DMA) mode is defined in MWMSG_DDR_CONTROL2 [9:0].LEN field. Bits [9:8] of this field are ignored. Only bits [7:0] of this field are taken into account to define the transfer length in number of Half words. This limits the maximum amount of data transferred depending on the operation type. For Read operations the maximum amount of data is $(255 - 2) = 253$ half-words (506 bytes). For write operations it is $(255 - 1) = 254$ halfwords (508 bytes)

Workaround

The application software needs to limit the data size for Write and Read operation in message (DMA) mode of DDR transfer to a maximum of 506 bytes for reads, and 508 bytes for writes.

ERR052344: I3C: Controller Clock stalling feature not available in I3C Controller**Description**

The clock stalling feature as per section "5.1.2.5 : Controller Clock Stalling" in MIPI I3C Basic Specification(Improved Inter Integrated Circuit) Specification Version 1.1.1 is not implemented for I3C controller.

For target assuming the stalling of clock between C8 and C9 in I3C SDR write followed with repeated start such as read with register address use case, need to set the appropriate SCL frequency based on the Slave device performance.

Workaround

For target assuming the stalling of clock between C8 and C9 in I3C SDR write followed with repeated start such as read with register address use case, need to set the appropriate SCL frequency based on the Slave device performance.

ERR051617: I3C:In I2C controller mode generates unintended repeated START before sending STOP**Description**

When I3C module is used as an I2C controller, repeated START may be randomly generated before STOP. That is, when MCTRL.REQUEST = STOP and MCTRL.TYPE = I2C, a STOP signal may or may not be preceded by a repeated START signal.

Workaround

In I2C compatibility mode, set to MCONFIG[SKEW] = 1

ERR051588: LPSPI:Reset transmit FIFO after FIFO underrun by LPSPI Slave.**Description**

Transmit FIFO pointers are corrupted when a transmit FIFO underrun occurs (SR[TEF]) in slave mode.

Workaround

When clearing the transmit error flag (SR[TEF] = 0b1) following a transmit FIFO underrun, reset the transmit FIFO (CR[RTF] = 0b1) before writing any new data to the transmit FIFO.

ERR051629: LPUART:Transmit Complete bit (STAT[TC]) is not set.**Description**

When the CTS pin is negated and the CTS feature is enabled (MODIR[TXCTSE] = 0b1) and the TX FIFO is flushed by software then, the Transmit Complete (STAT[TC]) flag is not set.

Workaround

Clear (MODIR[TXCTSE]) bit and reset the transmit FIFO (FIFO[TXFLUSH] = 0b1) when flushing the FIFO with CTS enabled (MODIR[TXCTSE] = 0b1).

ERR051705: NPX: Error when reading REMAP register**Description**

Reading of the LIM data field (NPX0->REMAP[LIM]) returns incorrect results. Instead of returning the LIM field value, the LIM_DP field value is returned. Writes to the LIM data field are not affected.

Workaround

There is no workaround to this issue. Customer software should write the NPX0->REMAP[LIM] field and assume this write occurred correctly.

ERR051374: PWM fault may work abnormally when the fault signal is very narrow**Description**

If the fault signal pulse width is narrower than a certain threshold, the protected PWM channels may generate a glitch, which occurs after the PWM channel outputs become inactive.

Workaround

- (1) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 0, and FFILT[FILT_PER]=0, pulse width of fault signals must be larger than 6 PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.
- (2) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 1, and FFILT[FILT_PER]=0, pulse width of fault signals must be larger than 3 PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.
- (3) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 1, and FFILT[FILT_PER] has non-zero values, pulse width of fault signals must be larger than $FILT_PER * (FILT_CNT + 3) + 6$ PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.
- (4) When FCTRL2[NOCOMB] = 0, FFILT [GSTR]= 0, and FFILT[FILT_PER] has non-zero values, pulse width of fault signals must be larger than $FILT_PER * (FILT_CNT + 3) + 9$ PWM clock periods, otherwise a glitch may be generated on the protected PWM channels.

ERR051989: PWM: output may be abnormal when the value of phase delay register is reduced from a non-zero value to 0.**Description**

When the value of the SMxPHASEDLY register is reduced from a non-zero value to 0 and the SMxCTRL2[RELOAD_SEL]=1, the submodule x may output an unexpected wide PWM pulse (x=1,2,3).

Workaround

The minimum value of the SMxPHASEDLY register should be set as 1 in this process. To realize no phase delay between the submodule 0 and submodule x in this process, set the SMxPHASEDLY=1, SMxINIT=SM0INIT-1, SMxVALy=SM0VALy-1 (x=1,2,3, y=0,1,2,3,4,5).

ERR051689: PWM: Stretch count prescaler does not work properly**Description**

PWM MCTRL2[STRETCH_CNT_PRSC] register bit field is intended to stretch the trigger pulse width to allow slower speed peripherals to capture the trigger. Due to this defect, however, this bit field is ineffective and output triggers are only able to be one clock width wide. This prevents the following peripherals from capturing PWM triggers:

- SCTIMER
- CTIMER
- CMP
- FlexIO
- SINC

Workaround

There is one workaround for this defect. The EVTG module can be used to stretch the PWM trigger pulse. To do this,

- Connect PWMa_SMb_MUX_TRIG0 to EVTG_AOI0_1 (INPUTMUX0[EVTG_TRIGx] = 0byy_yyy0, where x is the EVTG AOI input desired and 0byy_yyy0 is the Trig0 connection of the corresponding PWM instance and sub-module).
- Connect PWMa_SMb_MUX_TRIG1 to EVTG_AOI0_0 (INPUTMUX0[EVTG_TRIGx] = 0byy_yyy1, where x is the EVTG AOI input desired and 0byy_yyy1 is the Trig1 connection of the corresponding PWM instance and sub-module).
- Configure EVTG_OUT0A to the peripheral to be triggered in the INPUTMUX registers.
- Configure the EVTGx AOI to RS trigger mode (EVTGx[CTRL] = 0x4).
- Configure the EVTGx AOI_0 to pass the PWMa_SMb_MUX_TRIG1 signal directly. Configure all other signals to "Input Logic One".
- Configure the EVTGx AOI_1 engine to pass the PWMa_SMb_MUX_TRIG0 signal directly. Configure all other signals to "Input Logic One".
- Configure the PWMa[SMbTCTRL]->OUT_TRIG_EN bit field to route the TRIG0 and TRIG1 outputs to the desired VALZ registers.

ERR052476: ROM: Infinite reset loop entered when LVD event occurs

Description

This errata applies to ROM versions from T1.1.1 to T1.1.4.

When an LVD event occurs and is recovered to a normal voltage without a POR, ROM does not properly clear the error. An infinite reset loop will be entered and applications will not run. This condition is not recoverable without a POR reset.

Due to this errata, some devices may not be able to operate using a power supply with a slew rate less than 200 V/s.

Workaround

Affected devices should implement one or more of the following workarounds:

- 1) The LVD detect feature should be turned off (SPC->ACTIVE_CFG[IO_LVDE] = SPC->ACTIVE_CFG[SYS_LVDE] = SPC->ACTIVE_CFG[CORE_LVDE] = 0).
- 2) Measures to prevent an LVD event may be implemented.
- 3) Ensure that the slew rate at the supply rails of affected devices is greater than 200 V/s.
- 4) Update the ROM version as per instructions in MCX N94x / N54x Boot ROM update to vT1.1.5 Community article.

ERR051998: ROM: Command "get-property 12" not supported when using USB interface**Description**

When using the USB interface to access the device in ISP mode, command "get-property 12" returns a fail result. This applies to both Full-Speed and High-Speed USB interfaces.

Workaround

There is no workaround for this issue. Customers should not use the "get-property 12" command when using USB as the ISP mode interface.

ERR052108: ROM: LDO_SYS VDD level not returned to Normal voltage range after programming fuses**Description**

When programming any fuse using the ROM API, the voltage level of the LDO_SYS is not returned to Normal Voltage level (1.8V). That is, SPC0->ACTIVE_CFG[SYSLDO_VDD_LVL] = 1.

Workaround

User software should return the LDO_SYS voltage level to normal level immediately after programming fuses (SPC0->ACTIVE_CFG &= ~SPC_ACTIVE_CFG_SYSLDO_VDD_LVL_MASK;).

Note that the SDK functions which program fuses already account for this errata.

ERR052451: ROM: Unable to disable ISP mode entry**Description**

The ROM (version T1.1.4 and earlier) contains two methods to disable entry to ISP mode by pin:

- 1) ISP mode pin entry can be disabled using Flash_CFG->ISP_PIN_ENTRY
- 2) ISP mode entry can be disabled using BOO_CFG->ISP_BOOT_IF[4:6]

Both of these methods reside in the CMPA region. As a result of this errata, neither method can disable entry into the ISP mode by pin.

Workaround

Applications that wish to prevent ISP mode entry must ensure that the ISP mode pin is pulled high during the boot process. After boot, the mux selection of the pin may be changed to enable alternative functions.

Alternatively, the ROM version may be updated per directions in the MCX N94x / N54x Boot ROM update to vT1.1.5 Community article.

ERR051421: SAI: Synchronous mode with bypass is not supported**Description**

The SAI does not receive or transmit when:

Scenario 1. The transmitter is configured for synchronous mode (TCR2[SYNC] = 0b1), in the Transmit Configuration 2 register, and the receiver is in bypass (RCR2[BYP]=0b1), in the Receiver Configuration 2 register, then there will not be a bit clock as it is the source of the BCLK.

Scenario 2. The receiver is configured for synchronous mode (RCR2[SYNC] = 0b1) in the Receiver Configuration 2 register and the transmitter is in bypass (TCR2[BYP]=0b1), in the Transmit Configuration 2 register, then there will not be a bit clock as it is the source of the BCLK.

Workaround

If scenario 1, then set the TCR2[BCI] = 0b1, in the Transmit Configuration 2 register.

If scenario 2, then set the RCR2[BCI] = 0b1, in the Receiver Configuration 2 register.

ERR051379: SRAM: Incorrect data reads when Auto-clock gating and ECC are enabled

Description

When Auto clock gating and ECC are both enabled for a given SRAM block, misaligned or consecutive accesses across block boundaries within that RAM block may return incorrect data.

Workaround

There are two workarounds for this errata:

- 1) If ECC and Auto-clock gating are required, ensure that misaligned or consecutive accesses do not occur in your software
- 2) If either ECC or Auto-clock gating is not required, disable ECC or Auto-clock gating.

ERR050432: uSDHC: SD card initialization will fail after single block read without STOP CMD

Description

If a CMD with the response data size cannot be divided by 64 bytes, is given without a STOP CMD, and is followed by a software reset, SD card reinitialization will fail. Multi-block reads will not be affected as they are required to have a STOP CMD.

Workaround

Write 0b0 to the Data Transfer Direction Select bit (SDHC0->MIX_CONTROL[DTDSEL] = 0) before inserting a software reset.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1 Mask Set Errata for Mask 1P02G1

1.1 Revision History1

1.2 Errata and Information Summary2

2 Known Errata 4

Legal information18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.