

ES_TJA1145A

TJA1145A errata sheet

Rev. 1.0 — 26 March 2026

Errata

1 Product identification

The TJA1145A is a high-speed controller area network (CAN) transceiver that provides an interface between a CAN protocol controller and the physical 2-wire CAN bus.

This document provides information about known deviations from the TJA1145A data sheet.

2 Errata overview

Table 1. Errata table

Errata	Short description	Severity level ^{[1][2][3][4]}	Solution	Detail description
ER1	Additional parameter for system controller activation	Low	—	Section 3.1
ER2	Full register reset only in unpowered state	Low	—	Section 3.2
ER3	Activity on pins INH and RXD at low V _{BAT}	Low	—	Section 3.3
ER4	Startup restrictions with fast V _{BAT} ramp-up	Medium	—	Section 3.4
ER5	VCS bit only relevant while in Normal mode	Low	—	Section 3.5
ER6	Processing of SPI frames with more than 64 bits	Low	—	Section 3.6
ER7	SPI write access to address 0	Low	—	Section 3.7
ER8	Clarifications of the CAN transceiver state diagram	Low	—	Section 3.8
ER9	Clarification of conditions for wake-up by CAN	Low	—	Section 3.9
ER10	Clarification of status bit COSCS	Low	—	Section 3.10
ER11	CANH/CANL input capacitance	Low	—	Section 3.11

[1] High: Failure mode that severely inhibits the use of the device for all or a majority of intended applications

[2] Medium: Failure mode that might restrict or limit the use of the device for all or a majority of intended applications

[3] Low: Unexpected behavior that does not cause significant problems for the intended applications of the device

[4] Enhancement: Improvement made to the device because of previously found issues on the design



3 Functional problem detail

3.1 ER1: Additional parameter for system controller activation

3.1.1 Severity level

Low

3.1.2 Description

The names of parameters $V_{th(det)pon}$ (power-on detection threshold voltage) and $V_{th(det)poff}$ (power-off detection threshold voltage) may be misleading because here, the terms "power-on/off" primarily refer to the logic state of the device's system controller, which assumes its digital logic is physically powered. A new parameter $V_{th(act)sys}$ (system controller activation threshold voltage) needs to be defined, which represents an additional V_{BAT} threshold below $V_{th(det)poff}$, see [Table 2](#) and [Figure 1](#). The device is physically powered while V_{BAT} (that is, the voltage level at the BAT pin) is above $V_{th(act)sys}$.

In the data sheet, Off mode does not distinguish between physically powered or unpowered state, but such differentiation has turned out to be relevant in the cases described in sections [Section 3.2](#) through [Section 3.4](#).

Table 2. New parameter to be added to the Static characteristics table

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply; pin BAT						
$V_{th(act)sys}$	System controller activation threshold voltage		1.2	—	2.5	V




Figure 1. Illustration of V_{BAT} thresholds and related system controller states

(1) For exceptions, see [Section 3.3](#) and [Section 3.4](#)

3.2 ER2: Full register reset only in unpowered state

3.2.1 Severity level

Low

3.2.2 Description

The register reset values as listed in Table 31 of data sheet Rev. 2 apply to a device entering Off mode from previous unpowered state, that is, when V_{BAT} rises above $V_{th(akt)sys}$, see [Section 3.1](#). When the device enters Off mode because of falling V_{BAT} without becoming unpowered, that is, without V_{BAT} falling further down below $V_{th(akt)sys}$, only the following register bits get reset to their default values, automatically:

CDR, CFDC, CMC, COSCS, CPNC, CPNERR, CPNS, CTS, DMn, NMS, PNCOK, PNDM, PO and VCS.

Note: *The MC bits (mode control) are not included in that list. Accordingly, when V_{BAT} has been temporarily below $V_{th(det)poff}$ without going below $V_{th(akt)sys}$, the device returns from Off mode to its previous mode before the undervoltage condition (Standby, Normal, or Sleep), as determined by the unchanged MC bits, but the PO bit is set to 1. When returning to Sleep mode this way, the power-on event (PO = 1) does not cause wake-up from Sleep mode, although it lets RXD drive a LOW level.*

3.2.3 Workaround

The application should not assume that with PO = 1 (power-on event) all registers have been reset to their default values. All registers should be initialized by software.

3.3 ER3: Activity on pins INH and RXD at low V_{BAT}

3.3.1 Severity level

Low

3.3.2 Description

While V_{BAT} is kept within a narrow voltage window around the system controller activation threshold $V_{th(akt)sys}$ (see [Section 3.1](#)), the device may behave as if V_{BAT} was already above the power-on detection threshold $V_{th(det)pon}$. If this situation persists for longer than the startup time $t_{startup}$, the device may even transition to Standby mode. This is noticeable primarily as activity on pins INH and RXD, which may be unexpected at such low supply voltage. When the supply voltage exits this window, the device resumes regular operation as described in the data sheet.

This effect can be observed for both rising and falling V_{BAT} .

3.3.3 Workaround

Applications should be designed in a way that they tolerate any signals on pins INH and RXD while V_{BAT} is within the range of $V_{th(akt)sys}$ Min and Max values (see [Table 2](#)).

3.4 ER4: Startup restrictions with fast V_{BAT} ramp-up

3.4.1 Severity level

Medium

3.4.2 Description

For a "slow" V_{BAT} ramp-up time from 2.8 V to 4.55 V of more than 175 μs, the power-on threshold V_{th(det)pon} dictates the startup behavior, as described in data sheet (see Figure 2). This also applies to any return (with arbitrary slew rate) from a supply undervoltage condition V_{th(act)sys} < V_{BAT} < V_{th(det)poff}.

However, for a "fast" ramp-up time of less than 175 μs, the startup behavior may differ as illustrated in Figure 2:

- Device startup to Standby mode is triggered, at the latest, when the supply voltage exceeds 7.3 V (waveforms 1 and 2 in Figure 2) or has dropped below 4.87 V (waveform 4).
- If, after ramping up, V_{BAT} is kept continuously inside of a small voltage window, specific per sample and within the range 4.87 V to 7.3 V, system controller startup may fail (waveform 3) although V_{BAT} has already risen above V_{th(det)pon}. The device will enter Standby mode only after the system controller has recovered, which will happen when V_{BAT} exits this window (waveforms 2 and 4). Once running, the system controller remains active as expected at least until next power cycle with V_{BAT} falling below V_{th(act)sys}.




Figure 2. TJA1145A startup behavior with various supply waveform examples for slow or fast ramp-up

Waveforms (1) through (4) in Figure 2 represent examples for fast supply ramp-up, because the rise time from 2.8 V to 4.55 V is less than 175 μs. Waveform (1) can be considered as being typical for connection to a 12 V

car battery by closing a contact. Waveforms (2) through (4) could theoretically occur when closing contact to a discharged, aged and/or overloaded 12 V battery. Waveform (2) assumes battery recovery from initial overload, resulting in delayed but successful startup of the device. Waveform (3) represents a theoretical example without recovery of the battery voltage, which may prevent the device from starting up. Example waveform (4) would initially have the same effect as waveform (3), but it illustrates that device startup will still be triggered when the supply voltage goes down again, latest when it has fallen below 4.87 V.

Waveforms (5) and (6) represent examples for slow supply ramp-up, because the rise time from 2.8 V to 4.55 V is longer than 175 μ s. Waveforms like (5) may occur during cranking of the combustion engine with a weak battery. For completeness, waveform (6) illustrates that startup can obviously not be guaranteed when the supply voltage does not exceed the max value of the power-on detection threshold voltage $V_{th(det)pon}$.

3.4.3 Workaround

When the BAT pin shall be supplied from a voltage regulator, its output voltage must be higher than 7.3 V.

3.5 ER5: VCS bit only relevant while in Normal mode

3.5.1 Severity level

Low

3.5.2 Description

The data sheet tells that the VCS bit (V_{CC} supply voltage status) is active only when CMC = 01. However, there is an additional condition: the device must be in Normal mode. While the device is not in Normal mode or CMC is not 01, reading the VCS bit returns a value that may not represent the V_{CC} status.

Note: *The mechanism of automatic transition to Sleep mode because of longtime V_{CC} (or V_{IO}) undervoltage is independent from the values of the bits CMC and VCS.*

3.5.3 Workaround

While the device is not in Normal mode or when CMC is not 01, the value of the VCS bit should not be evaluated by the application.

3.6 ER6: Processing of SPI frames with more than 64 bits

3.6.1 Severity level

Low

3.6.2 Description

Although the device rejects SPI frames with any bit count other than 16, 24, or 32, it accepts frames with multiples of 64 plus 16/24/32 bits.

3.6.3 Workaround

The SCSN signal should be controlled in an appropriate way, avoiding inadvertent SPI accesses because of a bit count exceeding 64 bits.

3.7 ER7: SPI write access to address 0

3.7.1 Severity level

Low

3.7.2 Description

The TJA1145A has no register with address 0. Although in general the device ignores an SPI write access to that address, there is one exception:

When the device is in Sleep mode with PO = 1 (see [Section 3.2](#)) or with SPIF = 1 (see next paragraph), a 16-bit SPI write access to address 0 causes a transition to Standby mode.

Note: During Sleep mode with SPIFE = 1 an SPI failure sets the SPIF bit to 1, but does not cause a LOW level on pin RXD and does not cause a transition to Standby mode.

3.7.3 Workaround

SPI write accesses to address 0 should be avoided.

3.8 ER8: Clarifications of the CAN transceiver state diagram

3.8.1 Severity level

Low

3.8.2 Description

A few details of the CAN transceiver state machine are not described correctly by the state diagram (Figure 5 in the data sheet) and by its textual explanation. The following corrections apply:

- When the conditions for entering Active mode are available but TXD is held LOW, Listen-only mode is entered instead (ad interim until the next TXD rising edge).
- There is no direct transition from CAN Offline to CAN Active. When the conditions for CAN Active are available, first CAN Offline Bias mode is entered (regardless of the V_{CC} level), then CAN Active (but only if $V_{CC} > V_{UVD}(V_{CC})$).
- In CAN Active mode, when the bus has been idle for already $t > t_{to(silence)}$ when a V_{CC} undervoltage gets detected and CMC is 01, then the bus silence timeout timer is restarted. Accordingly, the combination of CMC = 01 and $V_{CC} < V_{UVD}(V_{CC})$ can't cause a direct transition from CAN Active mode to CAN Offline.
- A bus silence timeout event is ignored if it occurs between a V_{CC}/V_{IO} undervoltage detection and entering Sleep mode (independent from the value of the CMC bits). The bus will then need to remain silent for a further $t_{to(silence)}$ to trigger a bus silence timeout event.
- In CAN Off mode, pin RXD behaves like in CAN Offline/Offline Bias. However, when $V_{BAT} = 0$ V, RXD is not able to pull its output HIGH.
- In Standby or Sleep mode, the transceiver is in CAN Offline/CAN Offline Bias mode, independent from the value of the CMC bits. Bias no/yes is determined by detection of bus silence/bus activity and is independent from the CWE bit. Wake-up by bus (if enabled) is possible in both CAN modes, see also [Table 3](#).
- In Normal mode (MC = 111), the combination of selective wake-up (CPNC = PNCOK = 1) with CMC = 00 blocks the automatic transition between Offline and Offline Bias mode.

3.9 ER9: Clarification of conditions for wake-up by CAN

3.9.1 Severity level

Low

3.9.2 Description

The device supports two alternative CAN wake-up methods as defined by ISO11898-2:2016/2024:

- Basic wake-up by WUP (wake-up pattern),
- Selective wake-up by WUF (wake-up frame)

Some of the related device details are not described correctly in the data sheet. [Table 3](#) represents the corrected description, in a concise format.

Table 3. Overview of CAN wake-up methods

	Desired CAN wake-up method	
	Standard/basic wake-up	Selective wake-up (partial networking = PN)
CAN bus activity causing wake-up	WUP, as usually included in every CAN frame	Matching WUF(s), as defined with the PN configuration registers, or any bus signal that causes error counter overflow
Method selection	CPNC = 0 and/or PNCOK ^[1] = 0	CPNC = 1 and PNCOK ^[1] = 1
Common CAN wake-up prerequisites	CWE = 1	
Applicable CAN transceiver modes	CAN Offline, CAN offline bias	CAN offline ^[2] , CAN Offline Bias, CAN Active, CAN Listen-only
Wake-up event flag(s)	CW	CW and/or ^[3] PNFDE

- [1] PNCOK gets automatically cleared by an SPI write access to any of the partial networking configuration registers. It should be set to 1 by the application only after complete initialization of these registers.
- [2] From Offline mode, two wake-up frames may be needed for selective wake-up: a WUP included in the first CAN frame (no matter if WUF or not) triggers a transition to Offline Bias mode without generating any wake-up event yet. This enables wake-up by WUF with the next CAN frames. Here, it is assumed that meanwhile the device did not return to Offline mode again (because of bus idle time longer than $t_{to(silence)}$), before the WUF started.
- [3] When PNFDE is 1 but CW is 0, CW is blocked. It can be released in two ways:
- Either PNFDE gets cleared, then the next matching WUF will set CW,
 - Or the wake-up method gets changed to standard/basic (by clearing PNCOK and/or CPNC), then the next WUP will set CW.
- Note:** Status bit CPNERR does not tell if wake-up via standard wake-up is ready or not.

3.10 ER10: Clarification of status bit COSCS

3.10.1 Severity level

Low

3.10.2 Description

A condition for an error counter decrement sets COSCS, even when the counter is already zero. A condition for an increment clears COSCS. COSCS also gets cleared when the PN decoder is not running (for example, while PNFDE = 1, or in Standby/Sleep mode upon entering CAN Offline mode).

3.11 ER11: CANH/CANL input capacitance

3.11.1 Severity level

Low

3.11.2 Description

Name and symbol of the parameter “common-mode input capacitance $C_{i(cm)}$ ” in the Static characteristics table of the data sheet should read “input capacitance C_i ”, and conditions “CANH, CANL to GND” are missing.

4 Revision history

Table 4. Revision history

Document ID	Release date	Description
ES_TJA1145A v.1.0	26 March 2026	Initial version

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1 Product identification 1

2 Errata overview 1

3 Functional problem detail 2

3.1 ER1: Additional parameter for system controller activation 2

3.1.1 Severity level 2

3.1.2 Description 2

3.2 ER2: Full register reset only in unpowered state 3

3.2.1 Severity level 3

3.2.2 Description 3

3.2.3 Workaround 3

3.3 ER3: Activity on pins INH and RXD at low VBAT 3

3.3.1 Severity level 3

3.3.2 Description 3

3.3.3 Workaround 3

3.4 ER4: Startup restrictions with fast VBAT ramp-up 4

3.4.1 Severity level 4

3.4.2 Description 4

3.4.3 Workaround 5

3.5 ER5: VCS bit only relevant while in Normal mode 5

3.5.1 Severity level 5

3.5.2 Description 5

3.5.3 Workaround 5

3.6 ER6: Processing of SPI frames with more than 64 bits 5

3.6.1 Severity level 5

3.6.2 Description 5

3.6.3 Workaround 5

3.7 ER7: SPI write access to address 0 6

3.7.1 Severity level 6

3.7.2 Description 6

3.7.3 Workaround 6

3.8 ER8: Clarifications of the CAN transceiver state diagram 6

3.8.1 Severity level 6

3.8.2 Description 6

3.9 ER9: Clarification of conditions for wake-up by CAN 7

3.9.1 Severity level 7

3.9.2 Description 7

3.10 ER10: Clarification of status bit COSCS 7

3.10.1 Severity level 7

3.10.2 Description 7

3.11 ER11: CANH/CANL input capacitance 8

3.11.1 Severity level 8

3.11.2 Description 8

4 Revision history 9

Legal information 10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.