

ES_PN7642

Errata information PN7642

Rev. 1.0 — 30 September 2025

Errata

Document information

Information	Content
Keywords	PN7642, known limitations, errata sheet
Abstract	This errata sheet is valid for PN7642.



1 About this document

This document details all known silicon errata for the following product types:

Table 1. Product types

Product Type	12NC
PN7642EV/C100K (T&R)	935437887557
PN7642EV/C100Y (Multiple tray)	935437887518
PN7642EV/C101K (T&R)	935456302557
PN7642EV/C101Y (Multiple tray)	935456302518

2 Known Errata

2.1 I2CM data byte corruption in multi interface use case

2.1.1 Observation

- I2CM or Multi interface use cases are failing, which have two threads running with CLIF read/write operation, high priority events from PMU block or application FW interrupts at the same time.
- When an I2CM interface is used concurrently with any other interfaces (for example, SPI, UART), this issue may occur.
- In some cases, one extra byte (random value) is stored at the beginning of a DMA buffer for an I2C read transaction.

2.1.2 Root cause

Using the I2CM instance as the controller, a delay is observed in timely servicing of disabling DMA within the application domain interrupt service routine (I2C DMA ISR). This causes the controller to add one additional byte, with a random value, at the beginning of the subsequent read operation.

For example:

Actual Data: [11][22][33][44][55]

Erroneous read data: [AB][11][22][33][44][55]

- Delay in executing the application domain interrupt service routine (I2CM_DMA ISR) may occur due to the below conditions:
 - Events within secure FW domain (CLIF events, PMU events), customer application has no control over those, handled at highest priority compared to Non-secure FW domain, in which the customer application resides.
 - Application FW interrupts that have a higher priority than the I2CM_DMA interrupt.

2.1.3 Workaround

Due to inconsistent behavior, it is advised that the application shall perform I2C controller transactions exclusively without other activities on CLIF block or PMU block or other interfaces.

If the application can identify the erroneous additional first byte, it can ignore it. All other data stays valid.

2.2 GPADC error (0x001E) occurs after wakeup from ULPCD mode

2.2.1 Observation / impact to application

- Failure occurs after wake-up from ULPCD to normal mode
- Application using ULPCD gets an error during the call `phNfcLib_Init()` as `GPADC_ERROR` (0x001E) after the IC woke up due to either `ULPCD_CALIBRATION` or `ULPCD_DETECTION` operation.
- The failure occurrence is random

2.2.2 Root cause

The sporadic failure is root-caused by a metastability on PN7642 GPADC clock switch structure within the PCRM module during waking up from ULPCD operation.

The failure is linked to a deadlock of the PCRM GPADC glitch-free clock multiplexer structure during its transition from ULPCD clock domain to active / normal clock domain following ULPCD cycle. Such a clock mux structure needs a minimum of three clock cycles in the source clock domain before switching synchronously to the destination clock domain. In some corner cases, if the criteria of three clock pulses is not satisfied or fulfilled, it will lead to a deadlock situation.

2.2.3 Recovery mechanism

- Recovery from failure shall require a hard reset of the IC. This can be achieved by either calling `PN76_Sys_Hal_HardReset()` or VEN toggle.
- The minimum RESET pulse-width required to successfully hard reset the IC is 5ms, as defined in the data sheet (refer to the section "Timing characteristics" in [ref.\[1\]](#)).

3 Conclusion

Any issues (known or otherwise) will be rectified and/or handled appropriately during the preparation phase of the regular maintenance releases and documented in the release notes for SW/FW limitations ([ref.\[2\]](#)) and this document for PN7642 HW errata.

4 Abbreviations

Table 2. Abbreviations

Abbreviation	Description
API	Application programming interface
CLIF	Contactless interface
DCDC	Direct current voltage converter
DMA	Direct memory access
DPC	Direct power control
EEPROM	Electrically erasable programmable read-only memory
FW	Firmware
GPADC	General-purpose analog-to-digital converter
HF	High frequency
HW	Hardware
I2C	Inter-integrated circuit is a synchronous, multi-leader, multi-follower, serial communication protocol used for short-distance, intra-board communication, particularly between microcontrollers and peripheral devices
I2CM	I2C leader
IC	Integrated circuit
ISR	Interrupt service register
NFC	Near field communication
PCRM	Power control and reset management
PMU	Power management unit
RF	Radio frequency
SW	Software
ULPCD	Ultra low-power card detection

5 References

- [1] Data sheet – PN7642 – Single-chip solution with high-performance NFC reader, customizable MCU, and security toolbox ([link](#))
- [2] Release notes – RN00257 – PN7642 firmware release notes ([link](#))

6 Revision history

Table 3. Revision history

Document ID	Release date	Description
ES_PN7642 v.1.0	30 September 2025	Initial version.

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Product types	2	Tab. 3.	Revision history	8
Tab. 2.	Abbreviations	6			

Contents

1 About this document2

2 Known Errata 3

2.1 I2CM data byte corruption in multi interface
use case 3

2.1.1 Observation3

2.1.2 Root cause 3

2.1.3 Workaround 3

2.2 GPADC error (0x001E) occurs after
wakeup from ULPCD mode4

2.2.1 Observation / impact to application4

2.2.2 Root cause 4

2.2.3 Recovery mechanism 4

3 Conclusion 5

4 Abbreviations6

5 References7

6 Revision history8

Legal information9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.