# **INTEGRATED CIRCUITS**

# **ERRATA SHEET**

Date: 2008 Mar 10
Document Release: Version 1.3
Device Affected: P89LPC908

This errata sheet describes both the functional deviations and any deviations from the electrical specifications known at the release date of this document.

Each deviation is assigned a number and its history is tracked in a table at the end of the document.

2008 Mar 10





#### **Identification:**

The typical P89LPC908 devices have the following top-side marking:

P89LPC908x x xxxxxxx xx xxYYWW R

The last letter in the third line (field 'R') will identify the device revision. This Errata Sheet covers the following revisions of the P89LPC908:

Revision Identifier (R)	Comment
,	Initial device revision

Field 'YY' states the year the device was manufactured. Field 'WW' states the week the device was manufactured during that year.

#### **Errata Overview - Functional Problems**

Functional Problem	Short Description	fixed in revision	added
DIVM.1	Using DIVM in power-down mode	none	v1.2
I/O.1	Port Configuration	none	v1.0
ICP.1	ICP Global Erase	none	v1.0
RESET.1	External reset does not function correctly when using DIVM	none	v1.1
UART.1	Breakdetect trips after 10 zero bits	none	v1.3

#### **Errata Overview - AC/DC Deviations**

AC/DC Deviation	Short Description	fixed in revision	added
-	-	-	-

#### **Errata Notes**

Note	Short Description	added
V <sub>DD</sub> .1	V <sub>DD</sub> Power cycling.	v1.2
IRC.1	Internal RC oscillator accuracy.	v1.2

#### **Functional Deviations of P89LPC908**

DIVM.1: Using DIVM in power-down mode

Introduction: The LPC908 has a DIVM register that can be used to divide the cclk down. Using DIVM can greatly

reduce power when in active mode.

Problem: When DIVM is used in active mode and power-down mode is then entered the LPC908 can not be

waken up from power down mode.

Workaround: Before entering powerdown mode set DIVM back to 0x00. This way the LPC908 will be operating full speed for one instruction before entering power-down mode. After the LPC908 has been waken up DIVM can be set back to its original value.

I/O.1: Port Configuration

Introduction: The I/O ports of the LPC908 can be configured to 4 different modes by writing to the PxM1 and

PxM2 registers. The default mode after Reset is "Input Only".

Problem: Coming out of Reset, the LPC908 port registers should be initialized as follows. Without executing

this sequence, the LPC908 could consume additional power.

Workaround: Initialize the LPC908 ports in two steps:

Step 1: Configure all port registers with this initialization.

Step 2: Configure the port pins on the LPC908 to their required mode <u>using only AND and OR</u> operations. Make sure to modify only the port pins available on the LPC908.

ICP.1: ICP Global Erase

Introduction: The LPC908 can be programmed using ICP (In Circuit Programming). One of the ICP functions is

the Erase Global command, which will erase the entire chip including the security bytes and

configuration information.

Problem: When giving the Erase Global command through the ICP interface the LPC908 will not clear the

busy flag and stay busy forever.

Workaround: The workaround can be done in 4 steps:

Step 1: Shift out the WR\_FMCON command followed by the Erase Global opcode.

Step 2: Wait 5ms.

Step 3: Do 8 dummy reads with the RD\_FMDATA\_I command.

Step 4: Read FMCON until the busy flag gets cleared.

Please also see figure 1 on the following page.




Figure 1: Flowchart ICP Global Erase

RESET.1: External reset does not function correctly when using DIVM

Introduction: The LPC908 can be set up to use either an internal reset or an external reset pin on P1.5. The DIVM

register can be used to divide down the internal CCLK down.

Problem: When the LPC908 is configured to have an external reset pin on P1.5 and in the program the DIVM

register is programmed to a value different from 0x00 to slow down CCLK, then the next reset pulse will not generate a proper reset for the LPC908. A power cycle has to be applied for the LPC908 to

start up again properly.

Workaround: Use the internal reset function.

UART.1: Breakdetect trips after 10 zero bits

Introduction: The UART on the LPC908 has the ability to detect a breakdetect signal, a break signal is a 11 bit

long low signal on the RxD input of the UART.

Problem: The breakdetect flag will be set after 10 low bits on the RxD input of the UART. When 9 bit mode is

used and all 9 data bits are 0 and the start bit is zero this will be detected as a breakdetect.

Workaround: No known workaround.

# **Electrical and Timing Specification Deviations of P89LPC908**

No known erratas.

#### **Errata Notes**

#### V<sub>DD</sub>.1: V<sub>DD</sub> Power cycling

To generate a proper Power-On-Reset (POR), V<sub>DD</sub> must have dropped below 0.2V before being powered back up. Power-cycling without V<sub>DD</sub> having dropped below 0.2V may result in incorrect Program Counter values.

Please also see the  $V_{POR}$  specification in LPC936 Datasheet, DC electrical characteristics. Section 8.15 (Reset) states that during a power cycle,  $V_{DD}$  must fall below  $V_{POR}$ .

#### IRC.1: Internal RC oscillator accuracy

To be able to guarantee the Internal RC oscillator accuracy over the full operating range the  $V_{DD}$  supply has to be decoupled sufficiently. Sufficient decoupling is dependant on the noise level in the application, typically a 1uF should be sufficient for most applications.

Noise on the V<sub>DD</sub> supply pins can cause the Internal RC oscillator to go slightly outside of the specified range.