# ES\_LPC185x/3x/2x/1x Flash

Errata sheet LPC185x, LPC183x, LPC182x, LPC181x flash-based devices

Rev. 6.8 — 24 September 2019

**Errata sheet** 

## **Document information**

Info	Content
Keywords	LPC1857FET256; LPC1857JET256; LPC1857JBD208; LPC1853FET256; LPC1853JET256; LPC1853JBD208; LPC1837FET256; LPC1837JET256; LPC1837JBD144; LPC1837JET100; LPC1833FET256; LPC1833JBD144; LPC1833JET100; LPC1827JBD144; LPC1827JET100; LPC1825JBD144; LPC1825JET100; LPC1825JBD144; LPC1825JET100; LPC1822JBD144; LPC1822JET100; LPC1817JBD144; LPC1817JET100; LPC1815JBD144; LPC1815JET100; LPC1813JBD144; LPC1815JET100; LPC1812JBD144; LPC1812JET100; ARM Cortex-M3 flash-based devices errata
Abstract	This errata sheet describes both the known functional problems and any deviations from the electrical specifications known at the release date of this document.  Each deviation is assigned a number and its history is tracked in a table.



## **Revision history**

Rev	Date	Description
6.8	20190924	<ul><li>Added Rev B.</li><li>Updated for device revision with copper wire conversion.</li></ul>
6.7	20180307	• USBROM.3.
6.6	20160420	Added RTC.1.
6.5	20160405	Updated OTP.1 work-around for BGA256 and other packages.
6.4	20151210	Added PMC.2.
6.3	20151023	Added RESET.3.
6.2	20150904	<ul> <li>Added the word linear to the ramp-up time for the first work-around in OTP.1. For all packages, except BGA256, if the VDDREG, VDDIO, and VDDA pins are tied together, the supply voltage must have a linear ramp-up time of at least 2 ms. See Section 3.20.</li> </ul>
6.1	20150827	Added OTP.1.
6	20150417	<ul> <li>Added USB.2.</li> <li>Added SD/MMC.1.</li> <li>Added EMC.1.</li> <li>Added EMC. 2.</li> <li>Added RESET.1.</li> <li>Added RESET.2.</li> </ul>
5	20140815	<ul> <li>Added Rev A.</li> <li>Added USBROM.1, USBROM.2, EEPROM.2.</li> <li>Removed IRC.1. IRC specification changed in data sheet.</li> <li>Removed EEPROM.1.</li> </ul>
4	20130723	Added USB.1, ISP.1.
3.1	20130416	Added SRAM.1.
3	20130125	Added I2C.1.
2.1	20121123	<ul> <li>Added clarification that this errata applies to flash-based devices only.</li> <li>Filename changed from ES_LPC185X_3X_2X_1X to ES_LPC185X_3X_2X_1X_FLASH.</li> </ul>
2	20121031	<ul> <li>Added IRC.1.</li> <li>Removed AES.1, ETM.1, RGU.1 and SPIFI.1; documented in user manual.</li> <li>Updated EEPROM.1, C_CAN.1 and IBAT.1.</li> <li>Added LPC183x, LPC182x, and LPC181x devices.</li> <li>Document title changed from ES_LPC1857_53 to ES_LPC185X_3X_2X_1X.</li> </ul>
1.1	20120808	<ul> <li>Added RGU.1 and EEPROM.1.</li> <li>Corrected C_CAN0/C_CAN1 peripheral assignment.</li> </ul>
1	20120717	Initial version.
	1	ı

## **Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 1. Product identification

The LPC185x/3x/2x/1x flash-based devices (hereafter referred to as 'LPC185x') typically have the following top-side marking:

LPC185xxxxxxx

XXXXXXX

xxxYYWWxR[x]

The last/second to last letter in the last line (field 'R') will identify the device revision. This Errata Sheet covers the following revisions of the LPC185x flash-based devices:

Table 1. Device revision table

Revision identifier (R)	Revision description
'B'	Third device revision.
'A'	Second device revision.
	Initial device revision.

Field 'YY' states the year the device was manufactured. Field 'WW' states the week the device was manufactured during that year.

## 2. Errata overview

Table 2. Functional problems table

Functional problems	Short description	Revision identifier	Detailed description
C_CAN.1	Writes to CAN registers write through to other peripherals.		Section 3.1
EEPROM.2	Reset values for the RWSTATE and WSTATE registers in the EEPROM block are different from what is shown in the user manual.	'-', 'A', 'B'	Section 3.2
EMC.1	External Memory Controller clock frequency divide by 2 mode limit.	·-'	Section 3.3
EMC.2	Operating frequency of EMC lower than data sheet value.	'-', 'A', 'B'	Section 3.4
I2C.1	In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register.	'-', 'A', 'B'	Section 3.5
ISP.1	'J' command in ISP mode swaps last two items.	'-' (with a boot ROM version of 11.2)	Section 3.6
MCPWM.1	MCPWM abort pin not functional.		Section 3.7
PMC.1	PMC.x power management controller fails to wake up from deep sleep, power down, or deep power down.		Section 3.8
PMC.2	Wake-up from deep sleep mode using USB0/1 peripherals.		Section 3.9
SRAM.1	SRAM in deep sleep and power down modes may lose state.	'-', 'A', 'B'	Section 3.10
USB.1	USB0 unable to communicate with low-speed USB peripheral in host mode when using full-speed hub.	'-', 'A', 'B'	Section 3.11

Table 2. Functional problems table ...continued

Functional problems	Short description	Revision identifier	Detailed description
USB.2	The USB_SOF_Event may fire earlier than expected and/or a false interrupt may be generated.	'-', 'A', 'B'	Section 3.12
USBROM.1	Nested NAK handling of EP0 OUT endpoint.	'-', 'A', 'B'	Section 3.13
USBROM.2	Isochronous transfers.	'-', 'A', 'B'	Section 3.14
USBROM.3	USB full-speed device fail in the Command/Data/Status Flow after bus reset and bus re-enumeration.	'-', 'A', 'B'	Section 3.15
SD/MMC.1	Data CRC error returned on CMD6 command.	'-', 'A', 'B'	Section 3.16
RESET.1	Master Reset (MASTER_RST) and M3 Reset (M3_RST) are not functional.	'-', 'A', 'B'	Section 3.17
RESET.2	PERIPH_RST is not functional.	'-', 'A', 'B'	Section 3.18
RESET.3	Loss of device functionality on reset via nRESET in deep-sleep and power-down mode.	'-', 'A', 'B'	Section 3.19
OTP.1	Repeated power cycling of the device may cause erroneous programming of the OTP banks.	( )	Section 3.20
RTC.1	The Real Time Clock (RTC) does not work reliably when there is I/O switching activity on pins near to the RTCX1 oscillator input pin.	'-', 'A', 'B'	Section 3.21

#### Table 3. AC/DC deviations table

AC/DC deviations	Short description	Product version(s)	Detailed description
IBAT.1	VBAT supply current higher than expected.		Section 4.1

## Table 4. Errata notes table

Errata notes	Short description	Revision identifier	Detailed description
n/a	n/a	n/a	n/a

## 3. Functional problems detail

## 3.1 C\_CAN.1

#### Introduction:

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C\_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C\_CAN controller allows to build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a very high level of security.

#### **Problem:**

On the LPC185x flash-based devices, there is an issue with the C\_CAN controller AHB bus address decoding that applies to both C\_CAN controllers. It affects the C\_CAN controllers when peripherals on the same bus are used. Writes to the ADC, DAC, I2C, and I2S peripherals can update registers in the C\_CAN controller. Specifically, writes to I2C0, MCPWM, and I2S can affect C\_CAN1. Writes to I2C1, DAC, ADC0, and ADC1 can affect C\_CAN0. The spurious C\_CAN controller writes will occur at the address offset written to the other peripherals on the same bus. For example, a write to ADC0 CR register which is at offset 0 in the ADC, will result in the same value being written to the C\_CAN0 controller will not affect other peripherals.

#### Work-around:

Work-arounds include: Using a different C\_CAN peripheral. Peripherals I2C1, DAC, ADC0, and ADC1 can be used at the same time as C\_CAN1 is active without any interference. The I2C0, MCPWM, and I2S peripherals can be used at the same time as C\_CAN0 is active without any interference. Another workaround is to gate the register clock to the CAN peripheral in the CCU. This will prevent any writes to other peripherals from taking effect in the CAN peripheral. However, gating the CAN clock will prevent the CAN peripheral from operating and transmitting or receiving messages. This work-around is most useful if your application is modal and can switch between different modes such as an I2S mode and a CAN mode. Another work-around is to avoid writes to the peripherals while CAN is active. For example, the ADC could be configured to sample continuously or when triggered by a timer, before the CAN is configured. Afterwards, C\_CAN0 can be used since the ADC will operate without requiring additional writes.

#### 3.2 **EEPROM.2**

#### Introduction:

A 16 kB EEPROM is available on these parts which operates up to 180 MHz. Registers in the EEPROM define the number of wait states that are applied to read and write operations on the device.

## **Problem:**

The reset values for the RWSTATE and WSTATE registers in the EEPROM block are different from what is shown in the user manual.

Table 5. Reset values for RWSTATE and WSTATE

	Reset value for Rev '-' parts	Reset value for Rev 'A' parts
RWSTATE	0000 0905	0000 0E07
WSTATE	0002 0602	0004 0802

## Work-around:

No work-around needed. Program the required values into the registers before using the EEPROM.

#### 3.3 EMC.1

#### Introduction:

The LPC18xx parts contain an External Memory Controller (EMC) capable of interfacing to external SDRAM, SRAM, and asynchronous parallel flash memories. The EMC can be configured to operate at the processor core frequency (BASE\_M3\_CLOCK) or the core frequency divided by 2.

#### **Problem:**

When operated in the divide by 2 mode (EMC\_CLK\_SEL, bit 16 CREG6, Address 0x4004.312C), the duty cycle of the clock is not the typical 50 % which shortens the setup time. This could impact designs with an EMC running faster than 100 MHz in divide by 2 mode (which corresponds to a maximum core frequency of 200 MHz).

#### Work-around:

There is no work-around.

If the external bus is running greater than 100 MHz in divide by 2 clock mode, consider the following:

- 1. When using only one external chip, use the CLK1 or CLK3 pin to drive the SDRAM clock for best performance. CLK0 and CLK2 pins are used for SDRAM read capture feedback clocks and must not be used for any other function.
- When using two x16 SDRAMs, use the CLK1 pin to drive the clock on SDRAM D15:D0, and CLK3 pin to drive the SDRAM D31:D16. CLK0 and CLK2 pins are used for SDRAM read capture feedback clocks and must not be used for any other function.

## 3.4 EMC.2

#### Introduction:

The LPC18xx parts contain an External Memory Controller (EMC) capable of interfacing to external SDRAM, SRAM, and asynchronous parallel flash memories. The EMC can be configured to operate at the processor core frequency (BASE\_M4\_CLOCK) or the core frequency divided by 2.

#### **Problem:**

For SDRAM, the electrical characteristic of the LQFP144 and LQFP208 packages limits the operating frequency of the EMC to a certain level, which is lower than the specified value in the data sheet. Choosing an SDRAM clock of 72MHz as the upper limit provides some safety margin. This frequency is either achieved by a core and EMC frequency of 72MHz, or by a 144MHz core and a 72MHz EMC frequency. However, SDRAM performance can vary depending on board design and layout.

#### Work-around:

There is no work-around.

The upper limit of the SDRAM clock frequency is highly dependent on the PCB layout and the quality of the power supply and de-coupling circuitry.

#### 3.5 I2C.1

#### Introduction:

The I2C monitor allows the device to monitor the I2C traffic on the I2C bus in a non-intrusive way.

#### **Problem:**

In the slave-transmitter mode, the device set in the monitor mode must write a dummy value of 0xFF into the DAT register. If this is not done, the received data from the slave device will be corrupted. To allow the monitor mode to have sufficient time to process the data on the I2C bus, the device may need to have the ability to stretch the I2C clock. Under this condition, the I2C monitor mode is not 100% non-intrusive.

#### Work-around:

When setting the device in monitor mode, enable the ENA\_SCL bit in the MMCTRL register to allow clock stretching.

Software code example to enable the ENA SCL bit:

```
LPC_I2C_MMCTRL |= (1<<1); //Enable ENA_SCL bit</pre>
```

In the I2C ISR routine, for the status code related to the slave-transmitter mode, write the value of 0xFF into the DAT register to prevent data corruption. In order to avoid stretching the SCL clock, the data byte can be saved in a buffer and processed in the Main loop. This ensures the SI flag is cleared as fast as possible.

Software code example for the slave-transmitter mode:


## 3.6 ISP.1

#### Introduction:

All LPC185x parts include a feature called In-System Programming (ISP) which boots up over the UART port and provides a terminal-based communication mechanism to query certain characteristics of the part. One of these is the ability to retrieve the Part Identification number.

#### **Problem:**

The 'J' command in ISP mode should return an error code, followed by an ASCII string representation of the part ID, followed by a 0. However what is actually returned is the error code, followed by a 0, followed by an ASCII string representation of the part ID. The problem is the last two items returned are swapped.



#### Work-around:

There is no work-around for this problem.

#### 3.7 MCPWM.1

#### Introduction:

The Motor Control PWM engine is optimized for three-phase AC and DC motor control applications, but can be used in many other applications that need timing, counting, capture, and comparison. The MCPWM contains a global Abort input that can force all of the channels into a passive state and cause an interrupt.

#### **Problem:**

The MCPWM Abort input is not functional.

#### Work-around:

The MCPWM Abort function can be emulated in software with the use of a non-maskable interrupt combined with an interrupt handler that shuts down the PWM. This will result in a small delay on the order of 50 main clock cycles or about 1/3 of a microsecond at 150 MHz. Alternatively, the State Configurable Timer (SCT) can be configured to implement MCPWM functionality including an Abort input. The SCT can respond to external inputs in one clock cycle.

## 3.8 PMC.1

#### Introduction:


The PMC implements the control sequences to enable transitions between different power modes and controls the power state of each peripheral. In addition, wake-up from any of the power-down modes based on hardware events is supported.

#### **Problem:**

When the chip is in a transition from active to Deep Sleep, Power Down, or Deep Power Down, wake-up events are not captured and they will block further wake-up events from propagating. The time window for this transition is 6 uS and is not affected by the chip clock speed. After a wake-up event is received during the PMC transition, the chip can only recover by using an external hardware reset or by cycling power.

#### Work-around:

Make sure that a wake-up signal is not received during the Deep Sleep, Power Down, or Deep Power Down transition period. An example circuit to work around this could include an external 6 uS one shot which could be triggered via software using a GPIO line when entering Deep Sleep, Power Down, or Deep Power Down mode. The one-shot's output could be used to gate the wake-up signal(s) to prevent receiving a wake-up signal during the PMC transition period. Depending on the system design, it may also be needed to latch the wake-up signal(s) so that they will still be present after the one-shot's 6 uS time-out.



## 3.9 PMC.2

#### Introduction:

On the LPC18xx devices, USB0 and USB1 peripherals can act as wake-up sources in Sleep mode and in Deep-sleep mode (by setting bits 9 and 10 in CREG1 register).

### Problem:

The LPC18xx Rev '-' devices do not support wake-up from Deep-sleep mode using USB0 and USB1. The USB0 and USB1 peripherals can wake-up these devices only from Sleep mode.

#### Work-around:

There is no work-around.

#### 3.10 SRAM.1

#### Introduction:

SRAM state is retained in deep sleep and power down modes.

#### **Problem:**

Incorrect settings may lead to SRAM state retention loss over time and temperature. This can cause erratic behavior due to SRAM data loss after wake-up from deep sleep mode or power down mode.

## Work-around:

Reserved register at 0x40043008 bits 17:16 should be set to 0x2 before entering deep sleep mode or power down mode.

```
#define CREGO 008 (0x40043008)
#define PD0 SLEEP0 MODE (0x4004201c)
#define PMC PWR DEEP SLEEP MODE 0x3F00AA
#define PMC PWR POWER DOWN MODE 0x3FFCBA
unsigned int regval;
// EXAMPLE 1:
regval = *((unsigned int *) CREGO 008);
regval |= (1 << 17);
regval &= ~(1 << 16);
*((unsigned int *) CREGO 008) = regval;
// prepare for entering deep sleep
*((unsigned int *) PDO SLEEPO MODE) = PMC PWR DEEP SLEEP MODE;
// enter deep sleep
__wfi();
// EXAMPLE 2:
regval = *((unsigned int *) CREGO 008);
regval |= (1 << 17);
regval &= ~(1 << 16);
*((unsigned int *) CREGO 008) = regval;
// prepare for entering power down
*((unsigned int *) PDO SLEEPO MODE) = PMC PWR POWER DOWN MODE;
// enter power down
wfi();
```

#### 3.11 USB.1

#### Introduction:


The LPC185x parts include two USB 2.0 controllers that can operate in host mode at high-speed. One of these controllers, USB0, contains an on-chip high-speed UTMI+ compliant transceiver (PHY) which supports high-speed, full-speed, and low-speed USB-compliant peripherals.

#### **Problem:**

The USB controller called USB0 is unable to communicate with a low-speed USB peripheral in host mode when there is a full-speed hub directly connected to the USB0 port and a low-speed peripheral is connected in the tree somewhere below this full-speed hub. Only USB0 has this problem; the other USB controller, USB1 does not.

#### Work-around:

There is no work-around for this problem. It is suggested that the low-speed USB peripheral is either connected directly to USB0 or a high-speed hub is placed between that peripheral and USB0.



#### 3.12 USB.2

#### Introduction:

The LPC185x flash-based devices contain an event handler for USB SOF detection from the host called the USB\_SOF\_Event. When it is enabled this event fires at the start of each USB frame, once per millisecond in full-speed mode or once per 125 microseconds in high-speed mode, and is synchronized to the USB bus.

#### **Problem:**

The USB\_SOF\_Event may fire earlier than expected and/or an additional (false) interrupt may be generated.

#### Work-around:

There is no work-around. The USB\_SOF\_Event cannot be used in full-speed and high-speed device mode in case the system needs an interrupt that is aligned with the incoming SOF tokens.

#### 3.13 USBROM.1

#### Introduction:

The USB ROM drivers include a default endpoint 0 handler which acts on events generated by the USB controller as a result of traffic occurring over the control endpoint. The user has the option of overloading this default handler for the purpose of performing user specific processing of control endpoint traffic as required.

One of the actions the default endpoint 0 handler performs is to prepare the DMA engine for data transfer after the controller has sent out a NAK packet to the host controller. This is done in preparation for the arrival of the next OUT request received from the host.

#### **Problem:**

Due to a race condition there is the chance that a second NAK event will occur before the default endpoint0 handler has completed its preparation of the DMA engine for the first NAK event. This can cause certain fields in the DMA descriptors to be in an invalid state when the USB controller reads them, thereby causing a hang.

#### Work-around:

Override the default endpoint 0 handler to add checks for and prevents nested NAK event processing activity.

This is an example of how to do this:

```
// Endpoint 0 patch that prevents nested NAK event processing
static uint32 t q epORxBusy = 0; /* flaq indicating whether EPO OUT/RX buffer is
static USB EP HANDLER T g Ep0BaseHdlr; /* variable to store the pointer to base EP0
handler */
/*-----
 EPO patch:
 *-----*/
ErrorCode t EPO patch (USBD HANDLE T hUsb, void* data, uint32 t event)
   switch (event) {
      case USB EVT OUT NAK:
          if (q epORxBusy) {
             /st we already queued the buffer so ignore this NAK event. st/
             return LPC OK;
             /\star Mark EPO RX buffer as busy and allow base handler to queue the
    buffer. */
             g ep0RxBusy = 1;
          break;
       case USB EVT SETUP: /* reset the flag when new setup sequence starts */
       case USB EVT OUT:
          /* we received the packet so clear the flag. */
          q ep0RxBusy = 0;
```

```
break;
   return g Ep0BaseHdlr(hUsb, data, event);
// Install the endpoint 0 patch immediately after USB initialization via the
    hw->Init() call.
*_____
 usbd init: usb subsystem init routine
*-----*/
ErrorCode t usbd init (void)
   USBD API INIT PARAM T usb param;
   USB CORE DESCS T desc;
   ErrorCode t ret = LPC OK;
   USB CORE CTRL T* pCtrl;
   /* USB Initialization */
   ret = USBD API->hw->Init(&g AdcCtrl.hUsb, &desc, &usb param);
   if (ret == LPC OK) {
      /* register EPO patch */
      pCtrl= (USB CORE CTRL T^*)g AdcCtrl.hUsb; /^* convert the handle to control
    structure */
      g EpOBaseHdlr = pCtrl->ep event hdlr[0]; /* retrieve the default EPO OUT
    handler */
      pCtrl->ep event hdlr[0] = EPO patch; /* set our patch routine as EPO OUT
    handler */
return LPC OK;
```

#### 3.14 USBROM.2

#### Introduction:

The USB ROM drivers configure and manage data structures used by the USB controller's DMA engine to move data between the controller's internal fifos and system memory. The configuration of these data structures are based on many parameters including the type of transfer, control, bulk, interrupt, or isochronous, that is to be performed. These data structures reside in system RAM on a 2 kB boundary and are pointed to by the ENDPOINTLISTADDR register.

#### **Problem:**

The USB ROM drivers incorrectly configures the Endpoint Capabilities/Characteristics field of the device Queue Head (dQH) structure for isochronous endpoints. Specifically, the MULT member is set to 0 and the ZLT member is set to 1. Also if the maximum size of isochronous packets are 1024 bytes the Max\_packet\_length member will be set to 0. For any other packet size this member is set correctly.

#### Work-around:

To use isochronous transfers with the USB ROM drivers the Endpoint Capabilities/Characteristics field must be correctly configured for that endpoint's device Queue Head structure. The USB ROM driver always sets this field (incorrectly) when the host sends a Set Interface control packet and then it calls the USB\_Interface\_Event callback routine, so the field must be set with the proper value in this callback routine.

This is the device Queue Head structure:

```
typedef volatile struct
{
  volatile uint32_t cap;
  volatile uint32_t curr_dTD;
  volatile uint32_t next_dTD;
  volatile uint32_t total_bytes;
  volatile uint32_t buffer0;
  volatile uint32_t buffer1;
  volatile uint32_t buffer2;
  volatile uint32_t buffer3;
  volatile uint32_t buffer4;
  volatile uint32_t setup[2];
  volatile uint32_t setup[2];
  volatile uint32_t gap[4];
} DQH_T;
```

This is an Interface Event callback routine:

```
ErrorCode_t USB_Interface_Event (USBD_HANDLE_T hUsb)
{
    USB_CORE_CTRL_T* pCtrl = (USB_CORE_CTRL_T*)hUsb;
    uint16_t wIndex = pCtrl->SetupPacket.wIndex.W; // Interface number
    uint16_t wValue = pCtrl->SetupPacket.wValue.W; // Alternate setting number

if (wIndex == isochronous_interface_number && wValue == 1)
    {
```

ES\_LPC185X\_3X\_2X\_1X\_FLASH

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

```
DQH_T* ep_QH = *(DQH_T**)0x40006158; // ENDPOINTLISTADDR register
int QH_idx = ((endpoint_address & 0x0F) << 1) + 1;

ep_QH[QH_idx].cap = ((packets_executed_per_transaction_descriptor << 30) |
   (maximum_packet_size << 16));
}
return LPC_OK;
}</pre>
```

The value of isochronous\_interface\_number should correspond to the interface number in the USB descriptor that holds the isochronous endpoint you wish to use.

The value of maximum\_packet\_size should correspond to the wMaxPacketSize member of the isochronous endpoint descriptor.

The value of endpoint\_address should correspond to the bEndpointAddress member of the isochronous endpoint descriptor.

#### 3.15 USBROM.3

#### Introduction:

The LPC18xx device family includes a USB full-speed interface that can operate in device mode and also, includes USB ROM based drivers. A Bulk-Only Protocol transaction begins with the host sending a CBW to the device and attempting to make the appropriate data transfer (In, Out or none). The device receives the CBW, checks and interprets it, attempts to satisfy the request of the host, and returns status via a CSW.

#### Problem:

When the device fails in the Command/Data/Status Flow, and the host does a bus reset / bus re-enumeration without issuing a Bulk-Only Mass Storage Reset, the USB ROM driver does not re-initialize the MSC variables. This causes the device to fail in the Command/Data/Status Flow after the bus reset / bus re-enumeration.

#### Work-around:

Implement the following software work-around to re-initialize the MSC variables in the USBD stack.

```
void *g pMscCtrl;
ErrorCode t mwMSC Reset workaround(USBD HANDLE T hUsb)
{
((USB MSC CTRL T *)g pMscCtrl)->CSW.dSignature = 0;
     ((USB MSC CTRL T *)g pMscCtrl)->BulkStage = 0;
     return LPC OK;
}
ErrorCode t mscDisk init(USBD HANDLE T hUsb, USB CORE DESCS T *pDesc,
     USBD API INIT PARAM T *pUsbParam)
     USBD MSC INIT PARAM T msc param;
     ErrorCode t ret = LPC OK;
     memset((void *) &msc param, 0, sizeof(USBD MSC INIT PARAM T));
     msc param.mem base = pUsbParam->mem base;
     msc param.mem size = pUsbParam->mem size;
     g pMscCtrl = (void *)msc param.mem base;
     ret = USBD API->msc->init(hUsb, &msc param);
     /* update memory variables */
     pUsbParam->mem base = msc param.mem base;
     pUsbParam->mem size = msc param.mem size;
```

```
return ret;
}
usb_param.USB_Reset_Event = mwMSC_Reset_workaround;
ret = USBD API->hw->Init(&q hUsb, &desc, &usb param);
```

#### 3.16 SD/MMC.1

#### Introduction:

The LPC18xx parts have the SD/MMC interface. After power up, the SD memory card is in the default speed mode, and by using the Switch Function command (CMD6), Version 1.10 and higher, the SD memory cards can be placed in high-speed mode. In response to the CMD6 command, the SD card returns a 512-bit block of data containing the available features and actual settings. The SDIO interface is setup for 4-bit data and therefore, the 512 bits are returned on the four data lines in 128 clocks followed by 16 clocks of CRC data.

#### **Problem:**

The CMD6 returned status block always gets a data CRC error although the status data is correct. The data CRC error prevents the switching of the SD memory card from the default mode to high-speed mode.

#### Work-around:

Capture the 64 bits of CRC data that follow the 512 bits of data allowing the CRC data to be calculated in software. The DMA buffer length and SD/MMC BYTCNT must be set to 72 (versus 64). The CRC data consists of four interleaved 16-bit words, one for each of the four serialized SD data bits. If all four of the calculated CRCs match the captured CRCs, the software can clear the data CRC error flag bit.

## 3.17 RESET.1

#### Introduction:

The LPC18xx parts contain a Reset Generation Unit (RGU) that generates various resets; Core Reset (CORE\_RST), Peripheral Reset (PERIPH\_RST), Master Reset (MASTER RST), and M3 Reset (M3 RST).

#### **Problem:**

On the LPC18xx, MASTER\_RST and M3\_RST are not functional.

## Work-around:

There is no work-around. To reset the entire chip use the CORE\_RST instead of using MASTER\_RST or M3\_RST.

#### 3.18 **RESET.2**

#### Introduction:

The LPC18xx parts contain a Reset Generation Unit (RGU) that generates various resets; Core Reset (CORE RST), Peripheral Reset (PERIPH RST), Master Reset (MASTER RST), and M3 Reset (M3 RST).

#### **Problem:**

On the LPC18xx, PERIPH RST is not functional. CMSIS call NVIC SystemReset() uses PERIPH\_RST internally and is also non-functional.

#### Work-around:

There is no work-around. To reset the entire chip, use the CORE\_RST instead of using CMSIS call NVIC\_SystemReset() or PERIPH\_RST.

## 3.19 **RESET.3**

#### Introduction:

The LPC18xx devices are initialized after a reset. If a reset occurs via nRESET pin when the part is in Deep-sleep or Power-down mode, the initialization state of the device may be erroneous and some functionality of the device may be lost.

#### **Problem:**

When the part is in deep-sleep or power-down mode and if an external reset occurs via nRESET pin being activated, as the part comes out of reset, the reset state of some functional blocks may be incorrect. This may result in loss of functionality of the device. The actual functionality lost may vary from part to part depending on the erroneous reset state of the functional blocks. The possible affected blocks are: Ethernet, LCD controller, CAN0, CAN1, USB0, USB1, AES, SRAM size at 0x2000 0000 may change to 16 kB, SRAM size at 0x2000 8000 may change to 0 kB, and SRAM size at 0x2000 C000 may change to 0 kB.

#### Work-around:

There are two possible work-arounds:

- 1. In the application software, before initializing peripherals, the code should assert a soft reset using the following steps:
  - a. Read the value in power-down modes register (PD0 SLEEP0 MODE).
  - b. If the value in the PD0\_SLEEP0\_MODE0 register represents deep-sleep mode or power-down mode, the user should check if a reset event occurred on the nRESET pin (bit '19' in the Event Status register).
  - c. If the reset event occurred, the software should set the PD0\_SLEEP0\_MODE register to deep power-down mode and assert a soft reset using the CORE\_RST (bit '0' in the RESET\_CTRL0 register).

```
/* Check if wake up event happens in Deep Sleep or Power Down mode */
    if((LPC_PMC->PD0_SLEEP0_MODE == PMC_PWR_DEEP_SLEEP_MODE)

| (LPC_PMC->PD0_SLEEP0_MODE == PMC_PWR_POWER_DOWN_MODE))

{
        /* Check if the wake up event is due to nRESET pin in Event router */
        if(LPC_EVRT->STATUS & (1<<19))

        /* Set power state in PMC */
            LPC_PMC->PD0_SLEEP0_MODE = PMC_PWR_DEEP_POWER_DOWN_MODE;
            /* Set CORE_RST in RGU */
            LPC_RGU->RESET_CTRL0 = (1<<0);
        }
}</pre>
```

2. To initialize the device correctly, assert a second external reset signal to the nRESET pin after 20  $\mu$ s from the first reset.

ES\_LPC185X\_3X\_2X\_1X\_FLASH

#### 3.20 OTP.1

#### Introduction:

The LPC18xx parts contain OTP memory with four banks of 128 bits each. The first bank (OTP bank 0) is reserved. The other three OTP banks are programmable. The OTP banks can be programmed (0  $\rightarrow$  1) via APIs provided in the ROM.

#### **Problem:**

On all packages, repeated power cycling of the device may cause erroneous programming of the OTP banks. During ramp-up, the VDDREG supply voltage does not have enough time to settle and initialize the OTP controller before valid programming voltage is reached on the VPP pin. This may cause accidental programming of the OTP banks. Accidental programming of the OTP banks does not occur during Power-down of the supply voltage.

#### Work-around:


## BGA256 package:

- When OTP programming is not required, the VPP pin should be left as No-Connect (NC) because the VPP and VDDIO pins are separate.
- Boot from internal memory:
  - When OTP programming is required and the VPP pin is tied to VDDREG, VDDA, and VDDIO pins, the supply voltage must have a linear ramp-up time of at least 2 ms.
- Boot from internal memory or external sources (USARTx, SPIFI, EMC, USBx, SPI):
  - When OTP programming is required and VPP pin is not tied to VDDREG, VDDA and VDDIO pins, the voltage on the VPP pin should be delayed by 2 ms after the power supply on the VDDREG, VDDA, and VDDIO pins reaches the operating voltage level.

## Other packages:


- · Boot from internal memory:
  - When VDDREG, VDDIO, and VDDA pins are tied together, the supply voltage must have a linear ramp-up time of at least 2 ms.
  - When VDDREG, VDDIO, and VDDA pins are not tied together, the power supplied to the VDDIO pin should be delayed by 2 ms after the power supply on the VDDREG and VDDA pins stabilizes at the operating voltage level.
- Boot from external sources (USARTx, SPIFI, EMC, USBx, SPI):
  - Do not tie VDDIO to VDDREG and VDDA pins. The power supplied to the VDDIO pin should be delayed by 2 ms after the power supply on the VDDREG and VDDA pins stabilizes at the operating voltage level. The signal to the RESETN pin must also be delayed by 2 ms after the power supply on the VDDIO pin stabilizes at the operating voltage level.

The following circuit diagram is an example that shows the P-channel MOSFET with the gate delayed and the R-C delay circuit connected to the RESETN pin.



For this problem, there is no restriction on the VBAT supply.

The following diagram shows the waveform for the work-around.



## 3.21 RTC.1

#### Introduction:

The Real Time Clock (RTC) is a set of counters for maintaining a time base when system power is off, and optionally when it is on. The RTC block is designed to consume very little power, using an external 32.768 kHz crystal to generate a 1 Hz internal time reference. The RTC is powered by its own power supply pin, VBAT.

#### **Problem:**

On the LPC18xx devices, when there is I/O switching activity on pins close to the RTCX1 pin, the RTC does not work reliably because of noise coupling into the 32.768 kHz oscillator circuit design. This results in additional (spurious) clock cycles for the counters and therefore in a time shift of the RTC.

On the LQFP144 package, I/O switching activity on pins P3\_7 (pin number 123) and P3\_8 (pin number 124) can cause noise coupling into the RTCX1 oscillator input pin (pin number 125).

On the LQFP208 package, I/O switching activity on pins PB\_4 (pin number 180) and PB\_5 (pin number 181) can cause noise coupling into the RTCX1 oscillator input pin (pin number 182).

#### Work-around:

- 1. For both LQFP packages, the pins adjacent to RTCX1 can be avoided since the functions on these pins are multiplexed on other pins. However, if using the SPIFI interface with the LQFP144 package, there are no alternative pins which have SPIFI functions. In that case, apply work-around 2.
- 2. If an on-chip 32.768 kHz oscillator is used, the RTCX1 pin will be sensitive to noise from the adjacent pins. Use an external 32.768 kHz clock source (from a host system or from an external oscillator) as an input to the RTCX1 pin to avoid noise coupling. This work-around is valid for both LQFP package types. See the application information section in the data sheet for more information on using an external clock.

## 4. AC/DC deviations detail

## 4.1 IBAT.1

#### Introduction:

The LPC185x flash-based devices contain a Real-Time Clock which measures the passage of time. The RTC has an ultra-low power design to support battery powered systems with a dedicated battery supply pin.

#### **Problem:**

On the LPC185x flash-based devices, high current consumption of about 70  $\mu$ A or higher may occur on the VBAT power supply pin due to current drain from the RTC\_ALARM and SAMPLE pins.

On the LPC185x flash-based devices, at temperatures lower than 0 °C, high current consumption up to 25  $\mu$ A may occur on the VBAT power supply pin while VDD is present if VDD < VBAT. This is seen during Deep Sleep, Power Down, and Deep Power Down modes.

#### Work-around:

VBAT current consumption due to RTC\_ALARM and SAMPLE pins can be lowered significantly by configuring the RTC\_ALARM pin and SAMPLE pins as "Inactive" by setting the ALARMCTRL 7:6 field in CREG0 to 0x3 and the SAMPLECTRL 13:12 field in CREG0 to 0x3. These bits persist through power cycles and reset, as long as VBAT is present.

To work-around the current consumption at temperatures less than 0  $^{\circ}$ C, keep the VBAT voltage less than VDD. For example, use a 3.0 V VBAT voltage with a 3.3 V VDD supply. This also avoids current consumption during active mode which can occur when VBAT > VDD (see the  $LPC185X\_3X\_2X\_1X$  data sheet for details).

## 5. Legal information

## 5.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

#### 5.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

#### 5.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## ES\_LPC185x/3x/2x/1x Flash

## Errata sheet LPC185x/3x/2x/1x flash-based devices

## 6. Contents

1	Product identification	3
2	Errata overview	3
3	Functional problems detail	5
3.1	C_CAN.1	5
3.2	EEPROM.2	6
3.3	EMC.1	7
3.4	EMC.2	8
3.5	I2C.1	9
3.6	ISP.1	. 10
3.7	MCPWM.1	
3.8	PMC.1	. 12
3.9	PMC.2	. 13
3.10	SRAM.1	. 14
3.11	USB.1	. 15
3.12	USB.2	
3.13	USBROM.1	
3.14	USBROM.2	
3.15	USBROM.3	
3.16	SD/MMC.1	. 22
3.17	RESET.1	
3.18	RESET.2	
3.19	RESET.3	
3.20	OTP.1	
3.21	RTC.1	. 28
4	AC/DC deviations detail	. 29
4.1	IBAT.1	. 29
5	Legal information	. 30
5.1	Definitions	. 30
5.2	Disclaimers	. 30
5.3	Trademarks	. 30
6	Contents	31

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.