





Chip Errata **DSP56309 Digital Signal Processor**Mask: 4H80G

General remark: In order to prevent the usage of instructions or sequences of instructions that do not operate correctly, the user is encouraged to use the "lint563" program to identify such cases and use alternative sequences of instructions. This program is available as part of the Motorola DSP Tools CLAS package.

Silicon Errata

Errata Number	Errata Description	Applies to Mask
	Description (added 9/11/1997):	4H80G
ES27	If the chip is in the Debug mode and the \overline{RESET} pin is asserted to bring the chip into a normal execution mode without asserting \overline{TRST} at the same time, then a subsequent read of the chip status through the JTAG port shows the chip to be in the Debug mode instead of the expected User mode.	
	Workaround:	
	Assert the \overline{TRST} pin whenever the \overline{RESET} pin is asserted.	
	Description (added 9/11/1997):	4H80G
	If the chip is in the Debug mode and the \overline{TRST} pin is asserted (without asserting \overline{RESET}), then a subsequent read of the chip status through the JTAG port shows the chip to be in the User mode instead of the expected Debug mode.	
	Workaround:	
ES28	Execute the following JTAG commands before reading the JTAG status:	
	a) Enable OnCE	
	b) DEBUG request	
	After executing these commands, the status bits will reflect the actual status of the chip and the \overline{DE} pin will acknowledge "re-entering" the Debug mode.	



Errata Number	Errata Description	Applies to Mask
	Description (added 9/11/1997):	4H80G
	After the \overline{BB} pin output is driven high and released, the pin output voltage level may not reach V_{CC} . The issue depends on the application board layout and the parameters of the chip process.	
	Workaround:	
ES30	Use a restricted board layout that includes a 1 k Ω pull-up resistor connected to the \overline{BB} pin with a 100 Ω resistor connected in series with, and as close as possible to, the pin. The board route from the \overline{BB} pin to any component should guarantee the following parameters:	
	a. Route inductance < 40 nH	
	b. Route capacitance < 15 pF	
	c. Input capacitance < 8 pF	
	Such restrictions guarantee that when \overline{BB} is driven high (deasserted), the output voltage level will be above 2.25 V at V_{CC} = 3.3 V.	
	Description (added 9/11/1997):	4H80G
ES33	When using the JTAG instructions SAMPLE/PRELOAD, EXTEST, and CLAMP, erroneous data may be driven out on the parallel pins and TDO. Data cannot be shifted through the Boundary Scan Register (BSR) using the SAMPLE/PRELOAD instruction. Because the BSR must be preloaded using the SAMPLE/PRELOAD instruction, the EXTEST and CLAMP instructions cannot be used for testing the board connections.	
	Workaround:	
	None available.	



Errata Number	Errata Description	Applies to Mask
	Description (added 9/11/1997):	4H80G
	If the stack extension is enabled, the instructions listed below should not be placed as the next-to-last or as the last instruction of a DO loop (i.e., should not appear at LA-1 or LA).	
	The instructions are:	
ES36	XY Memory Data Move (A-6.76) X Memory Move (A-6.71) Y Memory Move (A-6.73) Long Memory Data Move (A-6.75) Immediate Short Data Move (A-6.68) Register to Register Data Move (A-6.69) Address Register Update (A-6.70) X Memory and Register Data Move (A-6.72) Y Memory and Register Data Move (A-6.74) Arithmetic Instructions that allow Parallel Moves listed above IFcc and IFcc.U (A-6.41) Workaround:	
	Insert a NOP or other instruction not listed above as the next-to-last and last instructions in the DO loop.	



Errata Number	Errata Description	Applies to Mask
	Description (added 9/11/1997):	4H80G
	When a DMA controller is in a mode that clears \overline{DE} (i.e., $TM = 0xx$), if the core performs an external access with wait states or there is a transfer stall (see Appendix B, Section B.3.4.2 in the DSP56300 Family Manual) or a conditional transfer interlock (see Appendix B, Section B.3.5.1) during the last DMA channel transfer, there will be one additional DMA word transfer.	
	Workaround:	
	There are three system-dependent workarounds for this problem. The user should test the system using these workarounds to determine which one to use in the particular system to overcome this problem. The workarounds are:	
	Workaround 1:	
	a. Prepare one additional memory word in the source and destinations buffers. This data should be ignored.	
ES46	b. Activate a DMA Interrupt Service Routine (ISR) or poll the DTD bit to ensure block transfer completeness. In the DMA ISR or the handler routine after status polling, reload the values of the address registers.	
	Workaround 2:	
	a. Use a DMA mode that does not clear DE (i.e., $TM = 1xx$) and activate the DMA interrupt.	
	b. In the ISR, execute the following operations in the order listed: clear DE, update the address registers, and set DE.	
	Workaround3:	
	a. Use a DMA mode that does not clear DE (i.e., $TM = 1xx$).	
	b. Change the address mode from linear addressing to 2D or from 2D to 3D and use an offset register to update the address automatically at the end of the block.	
	Note: If the user can not use one of these workarounds, there may be other possible system-dependent workarounds.	



Errata Number	Errata Description	Applies to Mask
	Description (added 9/11/1997):	4H80G
	If the DMA channel and the core access the same $1/4\mathrm{K}$ internal X data, Y data, or program memory page, and the DMA interrupt is enabled, a false interrupt may occur in addition to the correct one.	
	Workaround:	
ES47	Ensure that the channel's DTD status bit in the DSTR is set before jumping to the Interrupt Service Routine (i.e., the interrupt is correct only when DTD is set).	
	Example:	
	ORG P:I_DMA0 JSSET #M_DTD0,X:M_DSTR,ISR_ ; ISR_ is the Interrupt Service ; Routine label for DMA channel 0	
	Chammer 0	



Errata	1,	Applies
Number	Errata Description <u>t</u>	to Mask
	Description (added 9/11/1997):	4H80G
	This is a subset of Errata # 8 (i.e., in every case that errata # 11 occurs, errata # 8 occurs, but not vice versa).	
	When a DMA controller is in a mode that clears \overline{DE} (i.e., $TM = 0xx$), and it transfers data to an external memory with two or more wait states, and the DSP core performs an external access with wait states or there is a transfer stall (see Appendix B, Section B.3.4.2 in the DSP56300 Family Manual) or a conditional transfer interlock (see Appendix B, Section B.3.5.1) during the last DMA channel transfer, the destination pointer for a subsequent DMA transfer may not be reprogrammed correctly. There are two defined workarounds to prevent the occurrence of this condition and one recovery code that should be used if the workarounds can not be used in a specific system:	
	Workaround 1:	
	a. Use a DMA mode that does not clear DE (i.e., TM = 1xx) and activate the DMA interrupt.	
	b. In the DMA ISR, clear DE, update the address registers, and set DE.	
	Workaround 2:	
	a. Use a DMA mode that does not clear DE (i.e., TM = 1xx).	
ES48	b. Change the address mode from linear addressing to 2D or 2D to 3D and use an offset register to update the address automatically at the end of the block.	
	Recovery (to recover if the condition occurs):	
	a. Enable the DMA interrupt.	
	b. Use the following code in the DMA ISR:	
	<pre>movep #dummy_source, x:M_DSRi movep #dummy_dest, x:M_DDRi movep #0, x:M_DEOi</pre>	
	<pre>movep #9E0240, x:M_DCRi ; initiate one dummy transfer</pre>	
	; if the bug occurred,	
	; transfer will be to	
	; old_block_last_dest	
	+ 1 ; and not to the	
	dummy_destor More Information On This Product, nop Go to: www.freescale.com	



Errata Number	Errata Description	Applies to Mask
	Description (added 9/25/1997): Using the JTAG instruction code 1111 (\$F) or 1101 (\$D) for the BYPASS instruction may cause the chip to enter Debug mode (which then correctly sets the Status bits (OS[1:0]) in the OnCE Status and Control Register (OSCR[7:6]) and asserts the \overline{DE} output to acknowledge the Debug mode status). Workaround: Use one of the following alternatives: a. If possible, do not use instruction code 1111 (\$F) or 1101 (\$D) for the BYPASS instruction. Use one of the other defined BYPASS instruction codes (i.e., any code from 1000–1100 (\$8–\$C) or 1110 (\$E)). b. If you must use instruction code 1111 (\$F) or 1101 (\$D), use the following procedure: — While the \$F or \$D instruction code is in the Instruction Register, ensure that the JTAG Test Access Port (TAP) state machine does not	
	pass through the JTAG Test-Logic-Reset state while accessing any JTAG registers (i.e., Instruction Register, Boundary Scan Register, or ID Register). — Before using any other JTAG instruction, load one of the other BYPASS instruction codes (i.e., any code from 1000–1100 (\$8–\$C) or 1110 (\$E)) into the instruction register. Then, any other JTAG instruction may be used.	



Errata Number	Errata Description	Applies to Mask
	Description (added 1/27/98):	4H80G
	When a DMA channel is configured using its DMA Control Register (DCR) in the following manner:	
ES54	 Line Transfer mode is selected (DTM[2:0] = 010) Non-Three-Dimensional Address mode is selected (D3D = 0) Destination Address Offset Register DOR1 or DOR3 is selected (DAM[5:3] = 001 or 011) No Source Address Offset is selected (DAM[2:0] = 100 or 101) 	
	The DMA transfer does not function as intended.	
	Workaround:	
	Select Destination Address Offset Register DOR0 or DOR2 by setting $DAM[5:3] = 000$ or 010.	



Errata Number	Errata Description	Applies to Mask
	Description (added 5/13/98):	4H80G
	When software disables a DMA channel (by clearing the DE bit of the DCR), the DTD status bit of the channel may not be set if any of the following events occur:	
	a. Software disables the DMA channel just before a conditional transfer stall (Described by App B-3.5.1,UM).	
	b. Software disables the DMA channel at the end of the block transfer (that is after the counter is loaded with its initial value and transfer of the last word of the block is completed).	
	As a result, the Transfer Done interrupt might not be generated.	
	Workaround: Avoid using the instruction sequence causing the conditional transfer stall (See DSP56300 UM, App B-3.5.1 for description) in fast interrupt service routines. Every time the DMA channel needs to be disabled by software, the following sequence must be used:	
ES84	<pre>bclr #DIE,x:M_DCR ; not needed if DIE is cleared bclr #DE,x:M_DCR ; instead of two instructions above, one 'movep' instruction; may be used ; to clear DIE and DE bits movep #DCR_Dummy_Value,x:M_DCR bclr #DE,x:M_DCR nop nop</pre>	
	Here, the $\protect\operatorname{DCR_Dummy_value}$ is any value of the DCR register that complies with the following requirements:	
	 DE is set; DIE is set if Transfer Done interrupt request should be generated and cleared otherwise; DRS[4:0] bits must encode a reserved DMA request source (see the following list of reserved DRS values); 	
	List of reserved DRS[4:0] values (per device):	
	 DSP56302, DSP56309, DSP56303, DSP56306, DSP56362 — ¹⁰¹⁰¹⁻¹¹¹¹¹ DSP56305 — 11011 DSP56301 — 10011-11011 DSP56307 — 10111-11111 	



Errata Number	Errata Description	Applies to Mask
	Description (added 5/13/98):	4H80G
ES85	If both the DMA channel and the core simultaneously access the same $1/4K$ page of internal memory (X, Y or program) , improper DMA channel operation may occur.	
	Workaround:	
	Avoid simultaneous DMA and core accesses to the same $1/4~\mathrm{K}$ page of internal memory.	
	Description (added 6/25/98):	4H80G
ES89	If the SCI Receiver is programmed to work with a different serial clock than the SCI Transmitter so that either the Receiver or Transmitter is using the external serial clock and the other is using the internally-generated serial clock—RCM and TCM in the SCCR are programmed differently)—then the internal serial clock generator will not operate and the SCI portion (Receiver or Transmitter) clocked by the internal clock will be stuck.	
E289	Workaround:	
	Do not use SCI with the two SCI portions (Receiver and Transmitter) clocked by different serial clocks; use either both externally or both internally clocked.	
	Or:	
	When using both portions of the SCI (Receiver & Transmitter), do not program different values on RCM and TCM in the SCCR.	



Errata Number	Errata Description	Applies to Mask
	Description (added 6/25/98)/Modified 4/19/99:	4H80G
	A deadlock occurs during DMA transfers if all the following conditions exist:	
	1. DMA transfers data between internal memory and external memory through port A.	
	2. DMA and the core access the same internal 0.25K memory module.	
	3. One of the following occurs:	
	a. The bus arbitration system is active, i.e., \overline{BG} is changing, not tied to ground.	
ES90	 Packing mode (bit 7 in the AAR[3 - 0] registers) is active for DMA transfers on Port A. 	
	Workaround:	
	One of the following, but workarounds 2, and 3 are valid ONLY to section 3 a of the errata - i.e. not valid if packing mode is used, and workaround 4 is valid only to section 3 b of the errata - i.e., not valid if bus arbitration is active.	
	1. Use intermediate internal memory on which there is no contention with the core. $ \\$	
	2. Tie \overline{BG} to ground, or have an external arbiter that asserts \overline{BG} even if BR is not asserted.	
	3. Set the BCR[BRH] bit, whenever BR must be active.	
	4. Avoid using packing mode.	



Errata Number	Errata Description	Applies to Mask
	Description (added 7/22/98):	4H80G
	If the Core reads data from the HRX while instructions are fetched from the memory Expansion Port (Port A) using 2 or more wait states, data may be lost.	
	Workaround:	
	There are three possible workarounds:	
	1) The host should guarantee that there is no more than one word in the TXH:TXM:TXL-HRX data path at any time. This can be achieved if the host writes a word to the HI08 only when the TRDY flag is set (i.e. the data path is empty).	
ES91	2) Use a service routine running from fast (i.e. one wait state) external memory or internal memory to read the HRX read code; ensure that code that is fetched from slow (i.e. more than 1 wait state) external memory is located at least 4 instructions after the HRX register is read. For example:	
F291	READ_HRX_DATA NOP NOP NOP	
	Note:	
	a) Interrupt requests that fetch instructions from slow external memory should be masked during this service routine. Nonmaskable interrupt (NMI) request routines must not be in external memory.	
	b) If running from fast external memory and if a DMA channel accessing external memory is used, then the DMA may cause extra wait states to the core. Thus, the DMA should have a lower priority than the core so that the core can access the external memory with no more than 1 wait state.	
	3) Read the HRX using one of the channels of the on-chip DMA controller.	



Errata Number	Errata Description	Applies to Mask
	Description (added 8/10/98):	4H80G
	Enabling any DMA channel by software for transferring a block of data (TM=011 in the channel control register) might not work properly.	
	Workaround:	
	Triggering of a channel for block transfer by software can be replaced by triggering of the DMA channel for block transfer by a peripheral (e.g. Timer, SCI etc.) that is not used while the block of data should be transferred by DMA. This can be done as follows:	
	1. Set the DSR, DDR and DCO registers of the DMA channel according to the application case.	
	2. Transfer mode of the DMA channel (in the DCR register) should be set to $TM=000$ or $TM=100$ (See Section 8.1.5.3, 563xx UM).	
ES94	3. DMA Request Source of the DMA channel should be set according to the chosen peripheral, which should trigger the DMA channel (see Section 8.1.5.6 56300 UM and "DMA Request Sources" Table in the CORE CONFIGURATION item of the 563xx UM).	
	4. All others fields of the DCR register, except the DE bit, should be set according to the application case.	
	5. Configure the peripheral to assert its DMA request line;	
	6. Set DE bit of the DCR register.	
	Example 1:	
	Assuming that the SCI is not used while the block of $\#DCO3$ words is transferred by DMA channel 3, the SCI Transmit Data (TDRE = 1, DRS[4:0] = 01111) trigger can be used instead of a software trigger for channel 3.	
	1. Initialize DMA channel registers	
	<pre>movep #DSR3,x:M_DSR3 movep #DDR3,x:M_DDR3 movep #DCO3,x:M_DCO3 bset #0,x:M_PCRE</pre>	
	Now when the DMA channel is enabled, a transfer of the block begins.	



Errata Number	Errata I	Description		Applies to Mask
	2. Enabl	e DMA channel		
	movep	#\$867a40,x:M_DCR3	<pre>;; enable DMA channel 3, ;; block transfer mode, ;; DRS[4:0] = 01111</pre>	
	Exampl	e 2:		
	transfer	red by DMA channel 3,	ed while a block of #DCO3 words is to be the Timer0 (TCF0 = 1, DRS[4:0] = 10000) software trigger for channel 3.	
	1. Initia	lize DMA channel regist	ters	
		DSR3,x:M_DSR3 DDR3,x:M_DDR3		
	movep #	DCO3,x:M_DCO3		
ES94	2. Initia	lize Timer 0		
cont.	movep	#\$0,x:M_TCSR0	<pre>;;no prescaling, inv=0, mode 0, ;; no interrupt, reload is</pre>	
	disable			
	movep movep	#\$0,x:M_TLR0 #\$0,x:M TCPR0	<pre>;;initialize load reg. ;;initialize compare reg.</pre>	
	_	rate DMA channel trigg		
	- optio	99		
	movep	#\$A48254,x:M_DCR3	<pre>;; enable DMA channel 3, block ;; transfer mode, DE isn't ;; disabled at end of ;; transfer, triggered by ;; Timer0 (TCF0=1)</pre>	
	bset nop nop	#M_TE,x:M_TCSR0	;; enable timer	
	bclr	#M_TE,x:M_TCSR0	;; disable timer	



Errata Number	Errata Description	Applies to Mask
	- option 2	
	<pre>movep #\$848254,x:M_DCR3 ;; enable DMA channel 3, bloc ;; transfer mode, DE is ;; disabled at the end of ;; the transfer, triggered by ;; Timer0 ;; (TCF0=1)</pre>	
	<pre>bset #M_TE,x:M_TCSR0 ;; enable timer nop nop</pre>	
	bclr #M_TE,x:M_TCSR0 ;; disable timer	
	- option 3	
	bset #M_TE,x:M_TCSR0 ;; enable timer	
	movep #\$848254,x:M_DCR3 ;; enable DMA channel 3, bloc	:k
	<pre>transfer ;; mode, DE is disabled at the of</pre>	end
	;; the transfer, triggered by	7
	Timer0 ;; (TCF0=1)	
ES94	bclr #M_TE,x:M_TCSR0 ;; disable timer	
cont.	Following are the differences between these three options:	
	option 1 : The DMA channel should be enabled only for the first blo transfer. An additional block transfers can be triggered by the follow sequence:	
	<pre>bset #M_TE,x:M_TCSR0 ;; enable timer nop</pre>	
	nop bclr #M_TE,x:M_TCSR0 ;; disable timer	
	Note:	
	Execution of this sequence can be interrupted because the DMA character is triggered after the TE bit of the TCSR0 register is set. The TE bit may be cleared no later than 33554430 DSP clock cycles after it is set. Otherwise, an undesirable trigger for the DMA channel is generated. DMA channel must be disabled every time when Timer 0 is used for another purpose.	nust . The
	option 2 : The whole sequence must be used every time when a bloc transfer is to be triggered.	:k



Errata Number	Errata Description	Applies to Mask
	Note:	4H80G
	Execution of this sequence may be interrupted because the DMA channel is triggered after the TE bit of the TCSR0 register is set. The TE bit must be cleared no later than 33554430 DSP clock cycles after is is set. Otherwise, an undesirable trigger for the DMA channel is generated.	
ES94	option 3: The whole sequence must be used every time a block transfer is to be triggered.	
cont.	Note:	
	Execution of the first two instructions of the sequence must be uninterruptable. The TE bit of the TCSR0 register must be cleared no later than 33554430 DSP clock cycles after it is set. Otherwise, an undesirable trigger for the DMA channel is generated.	
	Another peripheral can be used for this purpose, but taking into consideration its specific features.	
	Description (added 8/15/98):	4H80G
ES95	If more than a single DMA channel is enabled while the DSP stays in the WAIT processing state, and triggering one of the DMA channels causes an exit from the WAIT state (See A-6.115, UM), triggering another DMA channel might cause improper DMA operation.	
	Workaround:	
	Assure that only a single DMA channel can be triggered during DSP WAIT state. If the application cannot guarantee this, other DMA channels should be disabled before the WAIT processing state is entered and then reenabled after WAIT state is exited.	



Errata Number	Errata Description	Applies to Mask
	Description (added 11/20/98):	4H80G
	An improper operation may occur when a DMA channel uses the following transfer modes:	
	• $DTM(2:0) = 100$	
	• $DTM(2:0) = 101$	
	where the DE bit is not automatically cleared at the end of block and the DMA channel is disabled by software (DE bit is cleared) while it is triggered for a new transfer.	
ES104	Workaround:	
	The DMA channel should be disabled only when it cannot be triggered by a new transfer. Use one of the following alternatives:	
	1. The system configuration must guarantee that no DMA trigger can occur while the DE bit is cleared.	
	2. The following sequence disables the DMA channel:	
	a/ Wait until the DTD bit is clearedb/ Clear the DE bitc/ Wait until the DTD bit is set	
	Description (added 12/12/98):	4H80G
ES108	The Timer's TIOx pin does not function properly in WatchDog mode while the $\overline{\text{RESET}}$ pin is asserted. The TIOx pin is tri-stated immediately after $\overline{\text{RESET}}$ assertion; it should be driven for 2.5 internal clock cycles according to the specification (section 9.4.4.1 and 9.4.4.2 of the $DSP56303$ $User's Manual$).	
	Workaround:	
	Provide external logic in order to extend the TIOx pin assertion.	



Errata Number	Errata Description	Applies to Mask
ES114	Description (added 4/19/99, revised 4/30/99):	4H80G
	A DMA channel may operate improperly when the address mode of this channel is defined as three-dimensional (D3D=1) and DAM[5:0] = $1xx$ 1 10 or DAM[5:0] = $01xx$ 10 (i.e., triple counter mode is E).	
	Workaround:	
	Use the triple counter modes $C(DAM[1:0]=00)$ or $D(DAM[1:0]=01)$ instead of the $E(DAM[1:0]=10)$ mode.	
	Description (added 4/19/99):	4H80G
	When a DMA channel (called channel A) is disabled by software clearing the channel's DCR[DE] bit, the DTD bit may not get set, and the DMA end of the block interrupt may not happen if one of the following occurs:	
	1. There is another channel (channel B) executing EXTERNAL accesses, and the DE bit of channel A is being cleared by software at the end of the channel B word transfer - if channel B is in Word transfer mode, or at the end of the channel B line transfer - if channel B is in Line Transfer mode, or at the end of the channel B block transfer - if channel B is in Block transfer mode.	
ES115	2. This channel (A) is executing EXTERNAL accesses, and the DE bit of this channel (A) is being cleared by software at the end of the channel B word transfer - if channel B is in Word transfer mode, or at the end of the channel B line transfer - if channel B is in Line transfer mode.	
	Workaround:	
	Avoid executing a DMA external access when any DMA channel should be disabled. This can be done as follows. Every time the DMA channel needs to be disabled by software, the following sequence must be used:	
	<pre>;; initialize an unused DMA channel "C" movep #DSR_swflag, x:M_DSRC ;; here DSR_swflag is an</pre>	



Errata Number	Errata Description	Applies to Mask
	<pre>movep #DDR_swflag, x:M_DDRC ;; DDR_swflag is an unused</pre>	4H80G
	movep #TR_LENGTH, x:M_DCOC ;; see below the definition ;; of the TR_LENGTH value, ;; M_DCOC - address ;; of the channel C DCO	
ES115 cont.	register .movep #1f0240, x:M_DCRC ;; M_DCRB - address of the ;; channel C DCR register. ;; Set transfer mode - ;; block transfer, ;; triggered by ;; software highest ;; priority, continuous ;; mode on no-update ;; source and destination ;; address mode X memory ;; location for source ;; and destination (can be ;; chosen by ;; user accordingly to ;; DSR_swflag/DDR_swflag)	
	;; disable DMA channel "A"	4H80G
	ori #3, mr ;; mask all interrupts bset #23, x:M_DCRC ;; enable DMA channel C bclr #23,x:DDR_swflag,* ;; wait until DMA channel C ;; begin transfer	
ES115	<pre>bclr #23, x:M_DCRA ;; disable DMA channel A nop nop jclr #M_DTDA, x:M_DSTR,* ;; polling DTD bit of the DMA</pre>	
cont.	;; channel A, The TR_LENGTH value can be defined as the maximum length of the external DMA transfer—from the length of the read DMA cycle and from the length of the write DMA cycle. The length of the external read/write DMA cycle can be defined as the length of the PORTA external access. The length of the internal read/write DMA cycle can be defined in the errata case as 2 DSP clock cycles. The TR_LENGTH can be found as sum of the lengths of the DMA read and DMA write cycles.	



Documentation Errata

Errata Number	Errata Description	Applies to Mask
	Description (revised 11/9/98):	4H80G
	XY memory data move does not work properly under one of the following two situations:	
	1. The X-memory move destination is internal I/O and the Y-memory move source is a register used as destination in the previous adjacent move from non Y-memory	
	2. The Y-memory move destination is a register used as source in the next adjacent move to non Y-memory.	
	Here are examples of the two cases (where x:(r1) is a peripheral):	
ED1	Example 1:	
EDI	move $\$\$12,y0$ move $x0,x:(r7)$ $y0,y:(r3)$ (while $x:(r7)$ is a peripheral).	
	Example 2:	
	mac $x1,y0,a x1,x:(r1)+$ $y:(r6)+,y0$ move $y0,y1$	
	Any of the following alternatives can be used:	
	a. Separate these two consecutive moves by any other instruction.	
	b. Split XY Data Move to two moves.	
	Pertains to: DSP56300 Family Manual, Section B-5 "Peripheral pipeline restrictions.	
	Description (added 5/7/1996):	4H80G
ED3	A one-word conditional branch instruction at LA-1 is not allowed.	
	Pertains to: DSP56300 Family Manual, Appendix B, Section B.4.1.3	



	Description (added 9/11/1997):	4H80G
	The following instructions should not start at address LA:	
ED4	MOVE to/from Program space {MOVEM, MOVEP (only the P space options)}	
	This is not a bug but a documentation update (Appendix B, DSP56300 Family Manual).	
	Description (added 1/27/98):	4H80G
ED7	When activity is passed from one DMA channel to another and the DMA interface accesses external memory (which requires one or more wait states), the DACT and DCH status bits in the DMA Status Register (DSTR) may indicate improper activity status for DMA Channel 0 (DACT = 1 and DCH[2:0] = 000).	
	Workaround:	
	None.	
	This is not a bug, but a specification update.	
	Description (added 1/27/98):	4H80G
	When the SCI is configured in Synchronous mode, internal clock, and all the SCI pins are enabled simultaneously, an extra pulse of 1 DSP clock length is provided on the SCLK pin.	
ED9	Workaround:	
	a. Enable an SCI pin other than SCLK.	
	b. In the next instruction, enable the remaining SCI pins, including the SCLK pin.	
	This is not a bug, but a specification update.	
	Description (added 7/21/98):	4H80G
ED45	The DRAM Control Register (DCR) should not be changed while refresh is enabled. If refresh is enabled only a write operation that disables refresh is allowed.	
ED15	Workaround:	
	First disable refresh by clearing the BREN bit, than change other bits in the DCR register, and finally enable refresh by setting the BREN bit.	



	Description (added 9/28/98):	4H80G
ED17	In all DSP563xx technical datasheets, a note is to be added under "AC Electrical Characteristics" that although the minimum value for "Frequency of Extal" is 0MHz, the device AC test conditions are 15MHz and rated speed.	
	Workaround:	
	N/A	
	Description (added 11/24/98):	4H80G
ED 00	In the Technical Datasheet Voh-TTL should be listed at 2.4 Volts, not as:	
ED20	TTL = Vcc-0.4	
	Workaround:	
	This is a documentation update.	
	Description (added 11/24/98):	4H80G
ED22	The technical datasheet states that $Iol = 1.6mA$. The current I/O structures are capable of only $0.8mA$.	
EDZZ	Workaround:	
	The user must stay below 0.8mA. This problem will be fixed in the next revision.	
	Description (added 11/24/98):	4H80G
ED24	The technical datasheet supplies a maximum value for internal supply current in Normal, Wait, and Stop modes. These values will be removed because we will specify only a "Typical" current.	
	Workaround:	
	This is a documentation update.	



	Description (added 1/6/99):	4H80G
	The specification DMA Chapter is wrong.	
ED26	"Due to the DSP56300 Core pipeline, after DE bit in DCRx is set, the corresponding DTDx bit in DSTR will be cleared only after two instruction cycles."	
	Should be replaced with:	
	"Due to the DSP56300 Core pipeline, after DE bit in DCRx is set, the corresponding DTDx bit in DSTR will be cleared only after three instruction cycles."	
	Description (added 1/7/1997; identified as Documentation Errata 2/1/99):	4H80G
	When two consecutive LAs have a conditional branch instruction at LA-1 of the internal loop, the part does not operate properly. For example, the following sequence may generate incorrect results:	
	DO #5, LABEL1 NOP DO #4, LABEL2 NOP MOVE (R0) +	
	BSCC _DEST ; conditional branch at LA-1 of internal loop	
ED28	NOP ; internal LA LABEL2	
	NOP ; external LA LABEL1 NOP NOP	
	_DEST NOP NOP RTS	
	Workaround: Put an additional NOP between LABEL2 and LABEL1.	
	Pertains to: DSP56300 Family Manual, Appendix B, Section B-4.1.3, "At LA-1."	



	Description (added $9/12/1997$; identified as a Documentation errata $2/1/99$):	4H80G
ED29	When the ESSI transmits data with the CRA Word Length Control bits (WL[2:0]) = 100, the ESSI is designed to duplicate the last bit of the 24-bit transmission eight times to fill the 32-bit shifter. Instead, after shifting the 24-bit word correctly, eight 0s are being shifted.	
	Workaround:	
	None at this time.	
	Pertains to: UM, Section 7.4.1.7, "CRA Word Length Control." The table number is 7-2.	
	Description (added $9/12/1997$; identified as a Documentation errata $2/1/99$):	4H80G
	When the ESSI transmits data in the On-Demand mode (i.e., $MOD = 1$ in CRB and $DC[4:0] = \$00000$ in CRA) with $WL[2:0] = 100$, the transmission does not work properly.	
ED30	Workaround:	
	To ensure correct operation, do not use the On-Demand mode with the $WL[2:0] = 100$ 32-bit Word-Length mode.	
	Pertains to: UM, Section 7.5.4.1, "Normal/On-Demand Mode Selection."	



	Description (added 9/12/1997; modified 9/15/1997; identified as a Documentation errata 2/1/99):	4H80G
	Programming the ESSI to use an internal frame sync (i.e., SCD2 = 1 in CRB) causes the SC2 and SC1 signals to be programmed as outputs. If however, the corresponding multiplexed pins are programmed by the Port Control Register (PCR) to be GPIOs, then the GPIO Port Direction Register (PRR) chooses their direction, but this causes the ESSI to use an external frame sync if GPIO is selected.	
ED31	Note: This errata and workaround apply to both ESSI0 and ESSI1.	
	Workaround:	
	To assure correct operation, either program the GPIO pins as outputs or configure the pins in the PCR as ESSI signals.	
	Note: The default selection for these signals after reset is GPIO.	
	Pertains to: UM, Section 7.4.2.4, "CRB Serial Control Direction 2 (SCD2) Bit 4"	
ED32	Description (added 11/9/98; identified as a Documentation errata 2/1/99):	4H80G
	When returning from a long interrupt (by RTI instruction), and the first instruction after the RTI is a move to a DALU register (A, B, X, Y), the move may not be correct, if the 16-bit arithmetic mode bit (bit 17 of SR) is changed due to the restoring of SR after RTI.	
	Workaround:	
	Replace the RTI with the following sequence:	
	movec ssl,sr nop rti	
	Pertains to: DSP56300 Family Manual. Add a new section to Appendix B that is entitled "Sixteen-Bit Compatibility Mode Restrictions."	



	Description (added $12/16/98$; identified as a Documentation errata $2/1/99$):	4H80C
	When Stack Extension mode is enabled, a use of the instructions BRKcc or ENDDO inside do loops might cause an improper operation.	
	If the loop is non nested and has no nested loop inside it, the erratais relevant only if LA or LC values are being used outside the loop.	
	Workaround:	
	If Stack Extension is used, emulate the BRKcc or ENDDO as in the following examples. We split between two cases, finite loops and do forever loops.	
	1) Finite DO loops (i.e. not DO FOREVER loops)	
	BRKcc	
	Original code:	
ED33	do #N,label1	
	do #M,label2	
	BRKcc	
	label2	
	iabeiz	
	label1	
	Will be replaced by:	
	do #N, label1	
	do #M, label2	
	Jcc fix_brk_routine	
	·····	



	nop_before_label2	4H80G
	nop ; This instruction must be NOP.	111000
	label2	
	• • • • •	
	• • • • •	
	label1	
	••••	
	• • • •	
	fix_brk_routine	
	move #1,1c	
	<pre>jmp nop_before_label2</pre>	
	ENDDO	
	Original code:	
	do #M,label1	
	••••	
ED004	• • • • •	
ED33 cont.	do #N,label2	
	• • • • •	
	ENDDO	
	••••	
	label2	
	• • • • •	
	label1	
	Will be replaced by:	
	do #M, label1	
	• • • • •	
	do #N, label2	
	• • • • • • • • • • • • • • • • • • • •	
	<pre>JMP fix_enddo_routine</pre>	



		41.100.0
	nop_after_jmp	4H80G
	NOP ; This instruction must be NOP.	
	••••	
	label2	
	• • • • •	
	label1	
	••••	
	• • • •	
	fix_enddo_routine	
	move #1,1c	
	<pre>move #nop_after_jmp,la</pre>	
	jmp nop_after_jmp	
	2) DO FOREVER loops	
ED33 cont.	=======================================	
ED35 cont.	BRKcc	
	Original code:	
	do #M,label1	
	• • • • •	
	do forever, label2	
	• • • • •	
	BRKcc	
	• • • • •	
	• • • • •	
	label2	
	label1	



Freescale Semiconductor, Inc.

Chip Errata

DSP56309 Digital Signal Processor

Mask:4H80G

```
Will be replaced by:
                                                                                      4H80G
                          do #M, label1
                                 do forever, label2
                                         fix brk forever routine ; <---</pre>
                                 JScc
                   note: JScc and not Jcc
                   nop before label2
                                 nop
                                        ; This instruction must be NOP.
                   label2
                          . . . . .
ED33 cont.
                   label1
                   . . . .
                   fix brk forever routine
                          move ssh,x:<...> ; <...> is some reserved not used
                   address (for temporary data)
                          move #nop_before_label2,ssh
                          bclr #16,ssl
                          move #1,1c
                                             ; <---- note: "rti" and not "rts" !
                   ENDDO
                   _ _ _ _ _
                   Original code:
                          do #M, label1
                          . . . . .
                          . . . . .
```



	do forever,label2	4H80G
		111000
	ENDDO	
	• • • • •	
	label2	
	label1	
	Will be replaced by:	
	do #M,label1	
	• • • • • • • • • • • • • • • • • • • •	
	do forever,label2	
ED 00	<pre>JSR fix_enddo_routine ; < note:</pre>	
ED33 cont.	JSR and not JMP	
	<pre>nop_after_jmp NOP ; This instruction should be NOP</pre>	
	····	
	label2	
	••••	
	label1	
	iabeli 	
	• • • • • • • • • • • • • • • • • • • •	
	fix_enddo_routine nop	
	move #1,1c	
	bclr #16,ssl	
	<pre>move #nop_after_jmp,la</pre>	
	rti ; < note: "rti" and not "rts"	
	Pertains to: DSP56300 Family Manual, Section B-4.2, "General Do Restrictions."	



	Description (added $1/5/99$; identified as a Documentation errata $2/1/99$):	4H80G
	When stack extansion is enabled, the read result from stack may be improper if two previous executed instructions cause sequential read and write operations with SSH. Two cases are possible:	
	Case 1:	
	For the first executed instruction: move from SSH or bit manipulation on SSH (i.e. jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).	
	For the second executed instruction: move to SSH or bit manipulation on SSH (i.e. jsr, bsr, jscc, bscc).	
TD04	For the third executed instruction: an SSL or SSH read from the stack result may be improper - move from SSH or SSL or bit manipulation on SSH or SSL (i.e., bset, bclr, bchg, jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).	
ED34	Workaround:	
	Add two NOP instructions before the third executed instruction.	
	Case 2:	
	For the first executed instruction: bit manipulation on SSH (i.e. bset, bclr, bchg).	
	For the second executed instruction: an SSL or SSH read from the stack result may be improper - move from SSH or SSL or bit manipulation on SSH or SSL (i.e., bset, bclr, bchg, jclr, brclr, jset, brset, btst, bsset, jsset, bsclr, jsclr).	
	Workaround:	
	Add two NOP instructions before the second executed instruction.	
	Pertains to: DSP56300 Family Manual, Appendix B, add a new section called "Stack Extension Enable Restrictions." Cover all cases. Also, in Section 6.3.11.15, add a cross reference to this new section.	



	Description (added 2/23/99):	4H80G
ED35	There is an error in the 56309 user's manual on page 4-17, Section 4.6, OMR description. Bit 13 of the OMR is described as ABE - Asynchronous Bus arbitration Enable. This is not true in revision 0 of the DSP56309 (this bit will be added in the next revision). This bit was still reserved when revision 0 of the DSP56309 was designed.	
	Description (added 7/14/99):	4H80G
ED38	If Port A is used for external accesses, the BAT bits in the AAR3-0 registers must be initialized to the SRAM access type (i.e. $BAT = 01$) or to the DRAM access type (i.e. $BAT = 10$). To ensure proper operation of Port A, this initialization must occur even for an AAR register that is not used during any Port A access. Note that at reset, the BAT bits are initialized to 00 .	
	Pertains to: <i>DSP56300 Family Manual</i> , Port A Chapter (Chapter 9 in Revision 2), description of the BAT[1 –0] bits in the AAR3 - AAR0 registers. Also pertains to the core chapter in device-specific user's manuals that include a description of the AAR3 - AAR0 registers with bit definitions (usually Chapter 4).	



Freescale Semiconductor, Inc.

Chip Errata

DSP56309 Digital Signal Processor

Mask:4H80G

Description (added 11/11/99):

4H80G

When an instruction with all the following conditions follows a repeat instruction, then the last move will be corrupted.:

- 1. The repeated instruction is from external memory.
- 2. The repeated instruction is a DALU instruction that includes 2 DAL registers, one as a source, and one as destination (e.g. tfr, add).
- 3. The repeated instruction has a double move in parallel to the DALU instruction: one move's source is the destination of the DALU instruction (causing a DALU interlock); the other move's destination is the source of the DALU instruction.

Example:

rep #number

In this example, the second iteration before the last, the "x(r0)+,x0" doesn't happen. On the first iteration before the last, the X0 register is fixed with the "x(r0)+,x0", but the "tfr x0,a" gets the wrong value from the previous iteration's X0. Thus, at the last iteration the A register is fixed with "tfr x0,a", but the "a,y0" transfers the wrong value from the previous iteration's A register to Y0.

Workaround:

- 1. Use the DO instruction instead; mask any necessary interrupts before the DO.
- 2. Run the REP instructions from internal memory.
- 3. Don't make DALU interlocks in the repeated instruction. After the repeat make the move. In the example above, all the "move a,y0" are redundant so it can be done in the next instruction:

```
rep #number

tfr x0,a x(r0)+,x0

move a,y0
```

If no interrupts before the move is a must, mask the interrupts before the REP. **Pertains to:** *DSP56300 Family Manual,* Rev. 2, Section A.3, "Instruction Sequence Restrictions."

ED40



Freescale Semiconductor, Inc.

Chip Errata

DSP56309 Digital Signal Processor

Mask:4H80G

ED42	Description (added on 3/22/2000)	4H80G
	The DMA End-of-Block-Transfer interrupt cannot be used if DMA is operating in the mode in which DE is not cleared at the end of the block transfer (DTM = 100 or 101).	
	Pertains to:	
	<i>DSP56300 Family Manual</i> , Rev. 2, Section 10.4.1.2, "End-of-Block-Transfer Interrupt." Also, Section 10.5.3.5, "DMA Control Registers (DCR[5–0]," discussion of bits 21 – 19 (DTM bits).	
	Description (added 9/10/1996 as ES29; reclassified as a documentation erratum on 8/2/2002):	4H80G
ED50	When the SCI transmitter is used in Synchronous mode, the last bit of the transmitted byte might be truncated to the half of the serial cycle.	
	Workaround: Not available.	

Motorola and are registered trademarks of Motorola, Inc. OnCE is a trademark of Motorola, Inc.

NOTES

- 1. An over-bar (i.e., \overline{xxxx}) indicates an active-low signal.
- 2. The letters seen to the right of the errata tell which DSP56309 mask numbers apply.
- 3. The Motorola DSP website has additional documentation updates that can be accessed at the following URL:

http://www.motorola-dsp.com/documentation/index.html

-end-