PCA9539; PCA9539R

16-bit I²C-bus and SMBus Low-Power I/O Port with Interrupt and Reset

Rev. 9.1 — 10 October 2025 Product data sheet

Document information

Information	Content
Keywords	PCA9539, PCA9539R, data sheet, CMOS, GPIO
Abstract	The PCA9539; PCA9539R is a 24-pin CMOS device that provides 16 bits of general-purpose parallel input/output (GPIO) expansion with interrupt and reset for I²C-bus/SMBus applications.

1 General description

The PCA9539; PCA9539R is a 24-pin CMOS device that provides 16 bits of general-purpose parallel input/output (GPIO) expansion with interrupt and reset for I²C-bus/SMBus applications. It was developed to enhance the NXP Semiconductors family of I²C-bus I/O expanders. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, and so on.

The PCA9539; PCA9539R consists of two 8-bit configuration (input or output selection), input, output and polarity inversion (active HIGH or active LOW operation) registers. The system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the read register can be inverted with the polarity inversion register. The system controller can read all registers.

The PCA9539; PCA9539R is identical to the PCA9555 except for the removal of the internal I/O pull-up resistor, which greatly reduces power consumption when the I/Os are held LOW, replacement of A2 with $\overline{\text{RESET}}$, and a different address range.

The PCA9539; PCA9539R open-drain interrupt output is activated when any input state differs from its corresponding input port register state and is used to indicate to the system controller that an input state has changed.

The power-on reset sets the registers to their default values and initializes the device state machine. In the PCA9539, the $\overline{\text{RESET}}$ pin causes the same reset/default I/O input configuration to occur without de-powering the device. This process holds the registers and I²C-bus state machine in their default state until the $\overline{\text{RESET}}$ input is once again HIGH. This input requires a pull-up to V_{DD}. In the PCA9539R, however, the $\overline{\text{RESET}}$ pin initializes only the device state machine and the internal general-purpose registers remain unchanged. Using the PCA9539R $\overline{\text{RESET}}$ pin only resets the I²C-bus interface if it is stuck LOW to regain access to the I²C-bus. This process allows the I/O pins to retain their last configured state so that they can keep any lines in their previously defined state and not cause system errors while the I²C-bus is being restored.

Two hardware pins (A0, A1) vary the fixed I²C-bus address and allow up to four devices to share the same I²C-bus/SMBus.

2 Features and benefits

- 16-bit I²C-bus GPIO with interrupt and reset
- Operating power supply voltage range of 2.3 V to 5.5 V (3.0 V to 5.5 V for PCA9539PW/Q900 and PCA9539RPW/Q900)
- 5 V tolerant I/Os
- Polarity inversion register
- Active LOW interrupt output
- Active LOW reset input
- Low standby current
- Noise filter on SCL/SDA inputs
- No glitch on power up
- Internal power-on reset
- 16 I/O pins which default to 16 inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA
- Offered in three different packages: SO24, TSSOP24, and HVQFN24

3 Ordering information

Table 1 describes the ordering information for PCA9539; PCA9539R.

Table 1. Ordering information

Type number	Topside marking	Package		
		Name	Description	Version
PCA9539BS	9539	HVQFN24	Plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.85 mm	SOT616-1
PCA9539RBS	539R	HVQFN24	Plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.85 mm	SOT616-1
PCA9539D	PCA9539D	SO24	Plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9539PW	PCA9539PW	TSSOP24	Plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9539PW/Q900[1]	PCA9539PW	TSSOP24	Plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9539RPW	PA9539RPW	TSSOP24	Plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9539RPW/Q900 [1]	PA9539RPW	TSSOP24	Plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1

[1] PCA9539PW/Q900 and PCA9539RPW/Q900 are AEC-Q100 compliant. Contact **I2C.support@nxp.com** for PPAP.

3.1 Ordering options

Table 2 describes the ordering options for PCA9539; PCA9539R.

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9539BS	PCA9539BS,115	HVQFN24	Reel 7" Q1/T1 *standard mark SMD[1]	1500	T_{amb} = -40 °C to +85 °C
	PCA9539BS,118	HVQFN24	Reel 13" Q1/T1 *standard mark SMD [1]	6000	T_{amb} = -40 °C to +85 °C
	PCA9539BSHP	HVQFN24	Reel 13" Q2/T3 *standard mark SMD[2]	6000	T_{amb} = -40 °C to +85 °C
PCA9539RBS	PCA9539RBS,118	HVQFN24	Reel 13" Q1/T1 *standard mark SMD [1]	6000	T_{amb} = -40 °C to +85 °C
PCA9539D	PCA9539D,112	SO24	Standard marking * IC's tube - DSC bulk pack	1200	T_{amb} = -40 °C to +85 °C
	PCA9539D,118	SO24	Reel 13" Q1/T1 *standard mark SMD [1]	1000	T_{amb} = -40 °C to +85 °C
PCA9539PW	PCA9539PW,112	TSSOP24	Standard marking * IC's tube - DSC bulk pack	1575	T_{amb} = -40 °C to +85 °C
	PCA9539PW,118	TSSOP24	Reel 13" Q1/T1 *standard mark SMD [1]	2500	T_{amb} = -40 °C to +85 °C

Table 2. Ordering options...*continued*

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9539PW/Q900	PCA9539PW/Q900,118	TSSOP24	Reel 13" Q1/T1 *standard mark SMD [1]	2500	T_{amb} = -40 °C to +125 °C
PCA9539RPW	PCA9539RPW,118	TSSOP24	Reel 13" Q1/T1 *standard mark SMD [1]	2500	T_{amb} = -40 °C to +85 °C
PCA9539RPW/Q900	PCA9539RPW/Q900J	TSSOP24	Reel 13" Q1/T1 *standard mark SMD [1]	2500	T_{amb} = -40 °C to +125 °C

[1] Pin 1 in Quadrant 1; see Figure 2.
[2] Pin 1 in Quadrant 2; see Figure 3.

3.1.1 Pin 1 quadrant indication



Figure 1. Carrier tape pin 1 quadrant designations



Figure 2. Pin 1 in Q1



Figure 3. Pin 1 in Q2

4 Block diagram

Figure 4 shows the labeled block diagram for PCA9539; PCA9539R.



Remark: All I/Os are set to inputs at reset.

Figure 4. Block diagram of PCA9539; PCA9539R

5 Pinning information

This section provides the pin configuration and description for PCA9539; PCA9539R.

5.1 Pinning

Figure 5, Figure 6, and Figure 7 show the pinning of packages offered for PCA9539; PCA9539R.



Figure 5. Pin configuration for SO24



Figure 6. Pin configuration for TSSOP24



Figure 7. Pin configuration for HVQFN24

5.2 Pin description

Table 3 provides detailed description of various pins on packages offered for PCA9539; PCA9539R.

Table 3. Pin description

Symbol	Pin		Description
	SO24, TSSOP24	HVQFN24	
$\overline{INT}$	1	22	Interrupt output (open-drain)
A1	2	23	Address input 1
$\overline{RESET}$	3	24	Active LOW reset input. Driving this pin LOW causes: • PCA9539 to reset its state machine and registers • PCA9539R to reset its state machine, but has no effect on its registers
IO0_0	4	1	Port 0 input/output 0
IO0_1	5	2	Port 0 input/output 1
IO0_2	6	3	Port 0 input/output 2
IO0_3	7	4	Port 0 input/output 3
IO0_4	8	5	Port 0 input/output 4
IO0_5	9	6	Port 0 input/output 5
IO0_6	10	7	Port 0 input/output 6
IO0_7	11	8	Port 0 input/output 7
V_{SS}	12	9[1]	Supply ground
IO1_0	13	10	Port 1 input/output 0
IO1_1	14	11	Port 1 input/output 1
IO1_2	15	12	Port 1 input/output 2
IO1_3	16	13	Port 1 input/output 3
IO1_4	17	14	Port 1 input/output 4

Table 3. Pin description...*continued*

Symbol	Pin		Description
	SO24, TSSOP24	HVQFN24	
IO1_5	18	15	Port 1 input/output 5
IO1_6	19	16	Port 1 input/output 6
IO1_7	20	17	Port 1 input/output 7
A0	21	18	Address input 0
SCL	22	19	Serial clock line input
SDA	23	20	Serial data line open-drain input/output
V_{DD}	24	21	Supply voltage

[1] HVQFN24 package die supply ground is connected to both V_{SS} pin and exposed center pad. V_{SS} pin must be connected to the supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad must be soldered to the board using a corresponding thermal pad on the board. For proper heat conduction through the board, thermal vias must be incorporated in the PCB in the thermal pad region.

6 Functional description

Refer to Figure 4.

6.1 Device address

Figure 8 depicts the device address information for PCA9539; PCA9539R.



Figure 8. PCA9539; PCA9539R device address

6.2 Registers

This section describes the PCA9539; PCA9539R associated registers. It is further divided into the following subsections:

6.2.1 Command byte

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers are written or read.

Table 4. Command byte

Command	Register
0	Input port 0
1	Input port 1
2	Output port 0
3	Output port 1
4	Polarity inversion port 0

Table 4. Command byte*...continued*

Command	Register
5	Polarity inversion port 1
6	Configuration port 0
7	Configuration port 1

6.2.2 Registers 0 and 1: Input port registers

This register is an input-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by register 3. Writes to this register have no effect.

The default value 'X' is determined by the externally applied logic level.

Table 5. Input port 0 register

Bit	7	6	5	4	3	2	1	0
Symbol	I0.7	I0.6	I0.5	I0.4	I0.3	I0.2	I0.1	I0.0
Default	X	X	X	X	X	X	X	X

Table 6. Input port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	I1.7	I1.6	I1.5	I1.4	I1.3	I1.2	I1.1	I1.0
Default	X	X	X	X	X	X	X	X

6.2.3 Registers 2 and 3: Output port registers

This register is an output-only port. It reflects the outgoing logic levels of the pins defined as output by registers 6 and 7. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, **not** the actual pin value.

Table 7. Output port 0 register

Bit	7	6	5	4	3	2	1	0
Symbol	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1

Table 8. Output port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	O1.7	O1.6	O1.5	O1.4	O1.3	O1.2	O1.1	O1.0
Default	1	1	1	1	1	1	1	1

6.2.4 Registers 4 and 5: Polarity inversion registers

This register allows the user to invert the polarity of the input port register data. If a bit in this register is set (written with '1'), the input port data polarity is inverted. If a bit in this register is cleared (written with a '0'), the input port data polarity is retained.

Table 9. Polarity inversion port 0 register

Bit	7	6	5	4	3	2	1	0
Symbol	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0

Table 10. Polarity inversion port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

6.2.5 Registers 6 and 7: Configuration registers

This register configures the directions of the I/O pins. If a bit in this register is set (written with '1'), the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared (written with '0'), the corresponding port pin is enabled as an output. At reset, the device ports are inputs.

Table 11. Configuration port 0 register

Bit	7	6	5	4	3	2	1	0
Symbol	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1

Table 12. Configuration port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

6.3 Power-on reset

When power is applied to V_{DD}, an internal power-on reset holds the PCA9539; PCA9539R in a reset condition until V_{DD} has reached V_{POR}. At that point, the reset condition is released and the PCA9539; PCA9539R registers and SMBus state machine initialize to their default states. Thereafter, V_{DD} must be lowered below 0.2 V to reset the device.

For a power reset cycle, V_{DD} must be lowered below 0.2 V and then restored to the operating voltage.

6.4 RESET input

A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin LOW for a minimum of $t_{w(rst)}$. In the PCA9539, the registers and SMBus/I²C-bus state machine are held in their default state until the $\overline{\text{RESET}}$ input is once again HIGH. This input typically requires a pull-up to V_{DD}. In the PCA9539R, only the device state machine is initialized. The internal general-purpose registers remain unchanged. Using the PCA9539R hardware reset pin will only reset the I²C-bus interface should it be stuck LOW to regain access to the I²C-bus. This state allows the I/O pins to retain their last configured state so that they can keep any lines in their previously defined state and not cause system errors while the I²C-bus is being restored.

6.5 I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage can be raised above V_{DD} to a maximum of 5.5 V.

If the I/O is configured as an output, then either Q1 or Q2 is on, depending on the state of the output port register. Care must be taken if an external voltage is applied to an I/O configured as an output because of the low-impedance path that exists between the pin and either V_{DD} or V_{SS}.



At power-on reset, all registers return to default values.

Figure 9. Simplified schematic of I/Os

6.6 Bus transactions

This section outlines the bus transactions for PCA9539; PCA9539R. It is divided into three sections based on the operation performed.

6.6.1 Writing to the port registers

Data is transmitted to the PCA9539; PCA9539R by sending the device address and setting the least significant bit to a logic 0 (for details, see Figure 8). The command byte is sent after the address and determines which register receives the data following the command byte.

The eight registers within the PCA9539; PCA9539R devices are configured to operate as four register pairs. The four pairs are input ports, output ports, polarity inversion ports, and configuration ports. After sending data to one register, the next data byte will be sent to the other register in the pair (for details, see Figure 10 and Figure 11). For example, if the first byte is sent to output port 1 (register 3), then the next byte will be stored in output port 0 (register 2). There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register can be updated independently of the other registers.



Figure 10. Write to output port registers



Figure 11. Write to configuration registers

6.6.2 Reading the port registers

To read data from the PCA9539; PCA9539R, the bus controller must first send the PCA9539; PCA9539R address with the least significant bit set to a logic 0 (for details, see Figure 8). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again. But this time, the least significant bit is set to a logic 1. Data from the register defined by the command byte is then sent by the PCA9539; PCA9539R (for details, see Figure 12, Figure 13, and Figure 14). Data is clocked into the register on the falling edge of the acknowledge clock pulse. After the first byte is read, additional bytes can be read but the data will now reflect the information in the other register in the pair. For example, if you read input port 1, then the next byte read is input port 0. There is no limitation on the number of data bytes received in one read transmission. But on the final byte received, the bus controller must not acknowledge the data.



Remark: Transfer can be stopped at any time by a STOP condition.

Figure 12. Read from register



Remark: Transfer of data can be stopped at any moment by a STOP condition. When it occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to '00' (read input port register).

Figure 13. Read input port register, scenario 1



Remark: Transfer of data can be stopped at any moment by a STOP condition. When it occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to '00' (read input port register).

Figure 14. Read input port register, scenario 2

6.6.3 Interrupt output

The open-drain interrupt output is activated when one of the port pins changes state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or when the input port register is read (for details, see Figure 13). A pin configured as an output cannot cause an interrupt. Since each 8-bit port is read independently, the interrupt caused by port 0 cannot be cleared by a read of port 1 or vice versa.

Remark: Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the input port register.

7 Characteristics of the I²C-bus

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time can be interpreted as control signals (for details, see Figure 15).



Figure 15. Bit transfer

7.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the STOP condition (P) (for details, see Figure 16).



Figure 16. Definition of START and STOP conditions

7.2 System configuration

A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The device that controls the message is the ‘controller’ and the devices controlled by the controller are the ‘targets’ (for details, see Figure 17).



Figure 17. System configuration

7.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the controller generates an extra acknowledge related clock pulse.

A target receiver being addressed must generate an acknowledge after the reception of each byte. Also, a controller must generate an acknowledge after the reception of each byte that has been clocked out of the target transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be considered.

A controller receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the target. In this event, the transmitter must leave the data line HIGH to enable the controller to generate a STOP condition.



Figure 18. Acknowledgment on the I²C-bus

8 Application design-in information

Figure 19 shows a typical application of PCA9539; PCA9539R.



Device address configured as 1110 100X for this example.
IO0_0, IO0_2, IO0_3 configured as outputs.
IO0_1, IO0_4, IO0_5 configured as inputs.
IO0_6, IO0_7 and (IO1_0 to IO1_7) configured as inputs.

Figure 19. Typical application

8.1 Minimizing I_{DD} when the I/Os are used to control LEDs

When the I/Os are used to control LEDs, they are normally connected to V_{DD} through a resistor as shown in Figure 19. Since the LED acts as a diode, when the LED is off the I/O V_I is about 1.2 V less than V_{DD}. The supply current, I_{DD}, increases as V_I becomes lower than V_{DD}.

Designs needing to minimize current consumption, such as battery power applications, can consider maintaining the I/O pins greater than or equal to V_{DD} when the LED is off. Figure 20 shows a HIGH-value resistor in parallel with the LED. Figure 21 shows V_{DD} less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O V_I at or above V_{DD} and prevents additional supply current consumption when the LED is off.



Figure 20. HIGH-value resistor in parallel with the LED



Figure 21. Device supplied by a lower voltage

9 Limiting values

Table 13 describes the limiting values of PCA9539; PCA9539R.

Table 13. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	Supply voltage		-0.5	+6.0	V
$V_{I/O}$	Voltage on an input/output pin		V_{SS} - 0.5	6	V
I_O	Output current	On an I/O pin	-	±50	mA
I_I	Input current		-	±20	mA
I_{DD}	Supply current		-	160	mA
I_{SS}	Ground supply current		-	200	mA
P_{tot}	Total power dissipation		-	200	mW
T_{stg}	Storage temperature		-65	+150	°C
T_{amb}	Ambient temperature	Operating			
		All devices except PCA9539PW/Q900 and PCA9539RPW/Q900	-40	+85	°C
		PCA9539PW/Q900 and PCA9539RPW/Q900	-40	+125	°C
$T_{j(max)}$	Maximum junction temperature		-	125	°C

10 Static characteristics

Table 14 and Table 15 describe the static characteristics of PCA9539; PCA9539R.

Table 14. Static characteristics for all devices except PCA9539PW/Q900 and PCA9539RPW/Q900

V_{DD} = 2.3 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Supplies							
V_{DD}	Supply voltage			2.3	-	5.5	V
I_{DD}	Supply current	Operating mode; V_{DD} = 5.5 V; no load; f_{SCL} = 100 kHz; I/O = inputs		-	135	200	µA

Table 14. Static characteristics for all devices except PCA9539PW/Q900 and PCA9539RPW/Q900*...continued*

V_{DD} = 2.3 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
I_{stb}	Standby current	Standby mode; V_{DD} = 5.5 V; no load; $V_I = V_{SS}$; f_{SCL} = 0 kHz; I/O = inputs		-	0.25	1	µA
		Standby mode; V_{DD} = 5.5 V; no load; $V_I = V_{DD}$; f_{SCL} = 0 kHz; I/O = inputs		-	0.25	1	µA
V_{POR}	Power-on reset voltage[1]	No load; $V_I = V_{DD}$ or V_{SS}		-	1.7	2.2	V
Input SCL; input/output SDA							
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V_{DD}	V
V_{IH}	HIGH-level input voltage			0.7V_{DD}	-	5.5	V
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		3	-	-	mA
I_L	Leakage current	$V_I = V_{DD} = V_{SS}$		-1	-	+1	µA
C_i	Input capacitance	$V_I = V_{SS}$		-	6	10	pF
I/Os							
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V_{DD}	V
V_{IH}	HIGH-level input voltage			0.7V_{DD}	-	5.5	V
I_{OL}	LOW-level output current	V_{DD} = 2.3 V to 5.5 V; V_{OL} = 0.5 V	[2]	8	9	-	mA
		V_{DD} = 2.3 V to 5.5 V; V_{OL} = 0.7 V	[2]	10	11	-	mA
V_{OH}	HIGH-level output voltage	I_{OH} = -8 mA; V_{DD} = 2.3 V	[3]	1.8	-	-	V
		I_{OH} = -10 mA; V_{DD} = 2.3 V	[3]	1.7	-	-	V
		I_{OH} = -8 mA; V_{DD} = 3.0 V	[3]	2.6	-	-	V
		I_{OH} = -10 mA; V_{DD} = 3.0 V	[3]	2.5	-	-	V
		I_{OH} = -8 mA; V_{DD} = 4.75 V	[3]	4.1	-	-	V
		I_{OH} = -10 mA; V_{DD} = 4.75 V	[3]	4.0	-	-	V
I_{LIH}	HIGH-level input leakage current	V_{DD} = 5.5 V; $V_I = V_{DD}$		-	-	1	µA
I_{LIL}	LOW-level input leakage current	V_{DD} = 5.5 V; $V_I = V_{SS}$		-	-	-1	µA
C_i	Input capacitance			-	3.7	5	pF
C_o	Output capacitance			-	3.7	5	pF
Interrupt $\overline{INT}$							
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		3	-	-	mA
Select inputs A0, A1, and $\overline{RESET}$							
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V_{DD}	V
V_{IH}	HIGH-level input voltage			0.7V_{DD}	-	5.5	V
I_{LI}	Input leakage current			-1	-	+1	µA

[1] V_{DD} must be lowered to 0.2 V for at least 5 µs to reset the part.

[2] Each I/O must be externally limited to a maximum of 25 mA and each octal (IO0_0 to IO0_7 and IO1_0 to IO1_7) must be limited to a maximum current of 100 mA for a device total of 200 mA.

[3] The total current sourced by all I/Os must be limited to 160 mA (80 mA for IO0_0 through IO0_7 and 80 mA for IO1_0 through IO1_7).

Table 15. Static characteristics for PCA9539PW/Q900 and PCA9539RPW/Q900

V_{DD} = 3.0 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Supplies							
V_{DD}	Supply voltage			3.0	-	5.5	V
I_{DD}	Supply current	Operating mode; V_{DD} = 5.5 V; no load; f_{SCL} = 100 kHz; I/O = inputs		-	135	200	µA
I_{stb}	Standby current	Standby mode; V_{DD} = 5.5 V; no load; $V_I = V_{SS}$; f_{SCL} = 0 kHz; I/O = inputs		-	0.25	1	µA
		Standby mode; V_{DD} = 5.5 V; no load; $V_I = V_{DD}$; f_{SCL} = 0 kHz; I/O = inputs		-	0.25	1	µA
V_{POR}	Power-on reset voltage[1]	No load; $V_I = V_{DD}$ or V_{SS}		-	1.7	2.2	V
Input SCL; input/output SDA							
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V_{DD}	V
V_{IH}	HIGH-level input voltage			0.7V_{DD}	-	5.5	V
I_{OL}	LOW-level output current, SDA	V_{OL} = 0.4 V					
		V_{DD} = 5.5 V		3	-	-	mA
		V_{DD} = 3.0 V		2.5	-	-	mA
I_L	Leakage current	$V_I = V_{DD} = V_{SS}$		-1	-	+1	µA
C_i	Input capacitance	$V_I = V_{SS}$		-	6	10	pF
I/Os							
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V_{DD}	V
V_{IH}	HIGH-level input voltage			0.7V_{DD}	-	5.5	V
I_{OL}	LOW-level output current	V_{OL} = 0.5 V					
		V_{DD} = 4.5 V	[2]	8	9	-	mA
		V_{DD} = 3.0 V	[2]	7.5	-	-	mA
		V_{OL} = 0.7 V					
		V_{DD} = 4.5 V	[2]	10	11	-	mA
		V_{DD} = 3.0 V	[2]	9.5	-	-	mA
V_{OH}	HIGH-level output voltage	I_{OH} = -8 mA					
		V_{DD} = 4.5 V	[3]	4.1	-	-	V
		V_{DD} = 3.0 V	[3]	2.5	-	-	V
		I_{OH} = -10 mA					
		V_{DD} = 4.5 V	[3]	4.0	-	-	V
		V_{DD} = 3.0 V	[3]	2.4	-	-	V
I_{LIH}	HIGH-level input leakage current	V_{DD} = 5.5 V; $V_I = V_{DD}$		-	-	1	µA
I_{LIL}	LOW-level input leakage current	V_{DD} = 5.5 V; $V_I = V_{SS}$		-	-	-1	µA
C_i	Input capacitance			-	3.7	5	pF
C_o	Output capacitance			-	3.7	5	pF

Table 15. Static characteristics for PCA9539PW/Q900 and PCA9539RPW/Q900*...continued*

V_{DD} = 3.0 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +125 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Interrupt $\overline{INT}$							
I_{OL}	LOW-level output current	V_{OL} = 0.4 V		3	-	-	mA
Select inputs A0, A1, and $\overline{RESET}$							
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V_{DD}	V
V_{IH}	HIGH-level input voltage			0.7V_{DD}	-	5.5	V
I_{LI}	Input leakage current			-1	-	+1	µA

[1] V_{DD} must be lowered to 0.2 V for at least 5 µs to reset the part.
[2] Each I/O must be externally limited to a maximum of 25 mA and each octal (IO0_0 to IO0_7 and IO1_0 to IO1_7) must be limited to a maximum current of 100 mA for a device total of 200 mA.
[3] The total current sourced by all I/Os must be limited to 160 mA (80 mA for IO0_0 through IO0_7 and 80 mA for IO1_0 through IO1_7).

11 Dynamic characteristics

This section describes the dynamic characteristics of PCA9539; PCA9539R.

Table 16. Dynamic characteristics

Symbol	Parameter	Conditions		Standard-mode I²C-bus		Fast-mode I²C-bus		Unit
				Min	Max	Min	Max	
f_{SCL}	SCL clock frequency			0	100	0	400	kHz
t_{BUF}	Bus free time between a STOP and START condition			4.7	-	1.3	-	µs
$t_{HD;STA}$	Hold time (repeated) START condition			4.0	-	0.6	-	µs
$t_{SU;STA}$	Set-up time for a repeated START condition			4.7	-	0.6	-	µs
$t_{SU;STO}$	Set-up time for STOP condition			4.0	-	0.6	-	µs
$t_{VD;ACK}$	Data valid acknowledge time		[1]	0.3	3.45	0.1	0.9	µs
$t_{HD;DAT}$	Data hold time			0	-	0	-	ns
$t_{VD;DAT}$	Data valid time		[2]	300	-	50	-	ns
$t_{SU;DAT}$	Data set-up time			250	-	100	-	ns
t_{LOW}	LOW period of the SCL clock			4.7	-	1.3	-	µs
t_{HIGH}	HIGH period of the SCL clock			4.0	-	0.6	-	µs
t_f	Fall time of both SDA and SCL signals		[3]	-	300	20 + 0.1C_b	300	ns
t_r	Rise time of both SDA and SCL signals		[3]	-	1000	20 + 0.1C_b	300	ns
t_{SP}	Pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns

Table 16. Dynamic characteristics...*continued*

Symbol	Parameter	Conditions		Standard-mode I²C-bus		Fast-mode I²C-bus		Unit
				Min	Max	Min	Max	
Port timing								
$t_{v(Q)}$	Data output valid time		[4]	-	200	-	200	ns
$t_{su(D)}$	Data input set-up time			150	-	150	-	ns
$t_{h(D)}$	Data input hold time			1	-	1	-	µs
Interrupt timing								
$t_{v(INT\_N)}$	Valid time on pin $\overline{INT}$			-	4	-	4	µs
$t_{rst(INT\_N)}$	Reset time on pin $\overline{INT}$			-	4	-	4	µs
$\overline{RESET}$ timing								
$t_{w(rst)}$	Reset pulse width	All devices except PCA9539RPW/Q900		4	-	4	-	ns
		PCA9539RPW/Q900		6	-	6	-	ns
$t_{rec(rst)}$	Reset recovery time			0	-	0	-	ns
t_{rst}	Reset time		[5] [6]	400	-	400	-	ns

[1] $t_{VD;ACK}$ = time for acknowledgment signal from SCL LOW to SDA (out) LOW.
[2] $t_{VD;DAT}$ = minimum time for SDA data out to be valid following SCL LOW.
[3] C_b = total capacitance of one bus line in pF.
[4] $t_{v(Q)}$ measured from $0.7V_{DD}$ on SCL to 50 % I/O output.
[5] Resetting the device while actively communicating on the bus can cause glitches or errant STOP conditions.
[6] Upon reset, the full delay is the sum of t_{rst} and the RC time constant of the SDA bus.



Figure 22. Definition of timing on the I²C-bus



Figure 23. Definition of RESET timing in PCA9539



Figure 24. Definition of RESET timing in PCA9539R



Figure 25. Expanded view of read input port register



Figure 26. Expanded view of write to output port register



Rise and fall times refer to V_{IL} and V_{IH}.

Figure 27. I²C-bus timing diagram

12 Test information

This section describes the test information regarding PCA9539; PCA9539R.



R_L = Load resistor

C_L = Load capacitance includes jig and probe capacitance

R_T = Termination resistance must be equal to the output impedance of Z_o of the pulse generators

Figure 28. Test circuitry for switching times



Figure 29. Load circuit

Table 17. Test data

Test	Load		Switch
	C_L	R_L	
$t_{v(Q)}$	50 pF	500 Ω	2 × V_{DD}

13 Package outline

This section covers the package outlines for SOT137-1 (SO24), SOT355-1 (TSSOP24), and SOT616-1 (HVQFN24).

SO24: plastic small outline package; 24 leads; body width 7.5 mm **SOT137-1**



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(1)}$	e	H_E	L	L_p	Q	v	w	y	$Z^{(1)}$	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT137-1	075E05	MS-013				~~99-12-27~~ 03-02-19

Figure 30. Package outline SOT137-1 (SO24)

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm **SOT355-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(2)}$	e	H_E	L	L_p	Q	v	w	y	$Z^{(1)}$	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8^o 0^o

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT355-1		MO-153				~~99-12-27~~ 03-02-19

Figure 31. Package outline SOT355-1 (TSSOP24)

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm **SOT616-1**



DIMENSIONS (mm are the original dimensions)

UNIT	A(1) max.	A1	b	c	D(1)	Dh	E(1)	Eh	e	e1	e2	L	v	w	y	y1
mm	1	0.05 0.00	0.30 0.18	0.2	4.1 3.9	2.25 1.95	4.1 3.9	2.25 1.95	0.5	2.5	2.5	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT616-1	- - -	MO-220	- - -			~~01-08-08~~ 02-10-22

Figure 32. Package outline SOT616-1 (HVQFN24)

14 Handling information

Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

15 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

15.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

15.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 33) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 18 and Table 19

Table 18. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

Table 19. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm³)		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 33.



MSL: Moisture Sensitivity Level

Figure 33. Temperature profiles for large and small components

For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

16 Soldering: PCB footprints

This section provides figures of PCB footprints for soldering operation.

Footprint information for reflow soldering of SO24 package **SOT137-1**



Generic footprint pattern

Refer to the package outline drawing for actual layout

solder land

occupied area

DIMENSIONS in mm

P1	P2	Ay	By	C	D1	D2	Gx	Gy	Hx	Hy
1.270	1.320	11.200	6.400	2.400	0.700	0.800	15.120	8.600	17.000	11.450

sot137-1_fr

Figure 34. PCB footprint for SOT137-1 (SO24); reflow soldering

Footprint information for reflow soldering of TSSOP24 package **SOT355-1**



Generic footprint pattern

Refer to the package outline drawing for actual layout

solder land

occupied area

DIMENSIONS in mm

P1	P2	Ay	By	C	D1	D2	Gx	Gy	Hx	Hy
0.650	0.750	7.200	4.500	1.350	0.400	0.600	8.200	5.300	8.600	7.450

sot355-1_fr

Figure 35. PCB footprint for SOT355-1 (TSSOP24); reflow soldering

Footprint information for reflow soldering of HVQFN24 package **SOT616-1**



Generic footprint pattern

Refer to the package outline drawing for actual layout

solder land

solder paste deposit

solder land plus solder paste

occupied area

nSPx	nSPy
2	2

Dimensions in mm

P	Ax	Ay	Bx	By	C	D	SLx	SLy	SPx tot	SPy tot	SPx	SPy	Gx	Gy	Hx	Hy
0.500	5.000	5.000	3.200	3.200	0.900	0.240	2.100	2.100	1.200	1.200	0.450	0.450	4.300	4.300	5.250	5.250

Issue date ~~07-05-07~~ 09-06-15 *sot616-1_fr*

Figure 36. PCB footprint for SOT616-1 (HVQFN24); reflow soldering

17 Acronyms

Table 20 describes the acronyms used in this data sheet.

Table 20. Acronyms

Acronym	Description
ACPI	Advanced Configuration and Power Interface
CBT	Cross-Bar Technology
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
FF	Flip-Flop
GPIO	General-Purpose Input/Output
HBM	Human Body Model
I^2C-bus	Inter-Integrated Circuit Bus
I/O	Input/Output
LED	Light-Emitting Diode
SMBus	System Management Bus

18 Revision history

Table 21 summarizes revisions to this document.

Table 21. Revision history

Document ID	Release date	Description
PCA9539_PCA9539R v.9.1	10 October 2025	Updated per CIN# 202509018I: • Table 2: Updated orderable part number for PCA9539RPW/Q900 • Editorial changes
PCA9539_PCA9539R v.9.0	8 November 2017	Updated per CIN# 201710002I: • Table 14 and Table 15: Corrected V_{POR} Typ and max limit
PCA9539_PCA9539R v.8.2	23 November 2016	• Added PCA9539RPW/Q900 to Figure 6 • Table 16, $t_{w(rst)}$: Added AC parameters for PCA9539RPW/Q900
PCA9539_PCA9539R v.8.1	23 November 2016	• Added PCA9539RPW/Q900
PCA9539_PCA9539R v.8.0	26 November 2014	• Table 15: Updated I_{OL} and V_{OH}; changed operating power supply voltage range from "5.0 V ± 10 %" to "3.0 V to 5.5 V" for PCA9539PW/Q900
PCA9539_PCA9539R v.7.0	15 April 2014	Product data sheet
PCA9539_PCA9539R v.6.0	6 February 2013	Product data sheet
PCA9539_PCA9539R v.5.0	28 July 2008	Product data sheet
PCA9539_PCA9539R v.4.0	19 May 2008	Product data sheet
PCA9539 v.3.0	21 September 2006	Product data sheet

Table 21. Revision history...*continued*

Document ID	Release date	Description
PCA9539 v.2.0 (9397 750 14048)	30 September 2004	Product data sheet
PCA9539 v.1.0 (9397 750 12898)	27 August 2004	Product data sheet

Legal information

Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL https://www.nxp.com.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

Contents