

PCA9481AUK

10 A 2:1/1:2/1:1 mode switched capacitor direct charger

Rev. 1.0 — 17 April 2026

Product data sheet

1 General description

The PCA9481AUK is a highly-integrated switched-capacitor converter with an embedded OVPFET and external FET control, targeted to provide two times the output current for fast charging applications with a 1-cell battery. The device works in 2:1 switching operation with very high efficiency (>97 %, at $V_{\text{VOUT}} = 4 \text{ V}$, $I_{\text{VOUT}} = 8 \text{ A}$), in 1:2 switching operation, or in 1:1 mode with forward and reverse direction.

As absolute maximum voltage for each VIN and VOUT, VIN input is designed to support up to 16.5 V with no pre-biased scheme and 20 V with the pre-bias enabled for USB VBUS; VOUT input is designed to support up to 7 V with the pre-bias enabled for a 1-cell battery application.

The device provides multiple safety schemes such as OV (Over-Voltage), UV (Under-Voltage), switching pin short, thermal shutdown and others.

The PCA9481AUK also has a leader/follower function built in that allows two devices to be used seamlessly in hand-held applications.

The device features all functions with I²C-bus interface, with up to 1 MHz speed.

2 Features and benefits

- Integrated 2:1 or 1:2 unregulated switched capacitor and bidirectional bypass mode with switched-capacitor converter, >97 % efficiency at 8 A output current
- 20 V tolerant DC voltage on VIN and 7 V on VOUT
- OVP FET with IVIN Regulation and Battery voltage/current loop
- Dual-phase switched-capacitor to optimize efficiency and number of components
- Minimized power dissipation schemes embedded on an internal regulator
- Multiple Safety Schemes
 - Over-temperature protection (OTP)
 - Over-voltage protection (OVP)
 - Under-voltage protection (UVP)
 - Input/output or flying capacitor short detection
 - Watchdog timers
 - Safety switching threshold detection
- 1 Mbit/s I²C-bus target interface
- Available in WLCSP70 package

3 Applications

Smart phone, tablet and other portable electronic devices with high voltage direct charging.



4 Ordering information

Table 1. Ordering information

Type number	Topside mark	Package		
		Name	Description	Version
PCA9481AUK	9481AUK	WLCSP70	wafer level chip scale package, 70 terminals, 0.4 mm pitch, 4.16 mm x 2.96 mm x 0.525 mm body (backside coating included)	SOT2057-1

4.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9481AUK	PCA9481AUKZ	WLCSP70	REEL 13" Q1 DP CHIPS	6000	T _{amb} = -40 °C to +85 °C

5 Block diagram




Figure 1. Block diagram

6 Pinning information

6.1 Pinning




Figure 2. WLCSP70 top-view pin map (bumps facing down)

6.2 Pin description

Table 3. Pin type definition

Pin type	Description	Pin type	Description	Pin type	Description
PI	Power Input	AO	Analog Output	DIO	Digital Input/Output
PO	Power Output	AIO	Analog Input/Output	AG	Analog Ground
PIO	Power Input/Output	DI	Digital Input	PG	Power Ground
AI	Analog Input	DO	Digital Output	–	–

Table 4. Pin description

Pin name	Pin number	Type	Description
INPUT SUPPLY			
VIN	C1,D1, E1, F1, G1, H1	PIO	Converter input or output voltage. Bypass with a 4.7 μ F/16 V or higher value and a 1 nF/25 V ceramic capacitor optional.
OVP_OUT	A1, B1, J1, K1, A2, B2, C2, D2, E2, F2, G2, H2, J2, K2	PO	Output of OVP FET. Bypass with two 10 μ F/16 V or higher value ceramic capacitor.
EXTERNAL OVP CONTROL			
VFET_IN	D7	PI	Input supply voltage, connect to OVP switch input. If not used, connect this pin to system ground.
OVP_GATE	C7	AO	External OVP FET N-channel gate drive output. If not used, leave it floating. A pulldown resistor is not required.
INTERNAL LOGIC POWER SUPPLY			
AVDD	F7	PIO	Internal logic power supply output with 1.5 V. Bypass with a 1 μ F/6.3 V ceramic capacitor.
SC CONVERTER			
CP1A	A3, B3, C3, D3	PIO	Flying capacitor positive pin for phase A. Connect 22 μ F or higher ceramic capacitors between CP1A and CP1A_BOT.
CP1A_BOT	A5, B5, C5	PIO	Flying capacitor negative pin for phase A
BST_A	E3	PIO	Bootstrap capacitor for phase A. Connect a 100 nF/16 V ceramic capacitor from BST_A to CP1A.
CP1B	G3, H3, J3, K3	PIO	Flying capacitor positive pin for phase B. Connect 22 μ F or higher ceramic capacitors between CP1B and CP1B_BOT.
CP1B_BOT	H5, J5, K5	PIO	Flying capacitor negative pin for phase B
BST_B	F3	PIO	Bootstrap capacitor for phase B. Connect a 100 nF/16 V ceramic capacitor from BST_B to CP1B.
VOUT	A4, B4, C4, D4, E4, F4, G4, H4, J4, K4	PIO	Converter output and input. Bypass with two 10 μ F/10 V ceramic capacitors to PGND.
BATTERY VOLTAGE REGULATION			
BATP	G7	AI	Battery voltage sense positive input. If not used, connect to VOUT.
BATN	H7	AI	Battery voltage sense negative input. If not used, connect to VOUT.
BATTERY CURRENT REGULATION			
CSP	E6	AI	Battery current sense positive input. Place a 1 m Ω between CSP and CSN. If not used, connect to VOUT.
CSN	F6	AI	Battery current sense negative input. If not used, connect to VOUT.
LOGIC INPUT			
EN	G5	DI	Active HIGH or LOW to enable device. It has an internal pulldown resistor, a 3.8 M Ω typ. The status of this pin should be equal to a status of pin polarity than can be set over I ² C.
ADDRESS	G6	DI	I ² C address selection pin. Connect to ground or high-Z (float) in applications. Each status (LOW, float) shall be read correctly at device start-up mode.

Table 4. Pin description...continued

Pin name	Pin number	Type	Description
LOGIC OUTPUTS			
nINT	D5	DO	Active LOW logic output for alerting status change to a corresponding event. Place a pullup resistor, 220 kΩ typ, to a system I/O rail.
THERMISTOR INPUT, LEADER/FOLLOWER INPUT/OUTPUT			
NTC_SYNC	D6	AI or DIO	Thermistor monitor input. Connect a resistor equal to the NTC's room temperature resistance between reference voltage from 1.8 V to 3.3 V and NTC. If not used, leave it open or connect to system ground. If device is configured as leader or follower, this pin functions as SYNC logic input/output. Leader and follower function is programmable over I ² C. If SYNC is used, don't connect resistors anymore.
I²C SERIAL INTERFACE			
SDA	E5	DIO	I ² C data channel. Place a pullup resistor from 1.5 kΩ to 10 kΩ, 2.2 kΩ typical, to a system I/O rail.
SCL	F5	DI	I ² C clock channel. Place a pullup resistor from 1.5 kΩ to 10 kΩ, 2.2 kΩ typical, to a system I/O rail.
GROUND			
PGND	A6, B6, C6, H6, J6, K6	PG	Power ground. Connect to system ground as short as possible.
GND	A7, B7, E7, J7, K7	AG	Device analog ground. Connect to PGND on the PCB.

7 Functional description

7.1 Device operation states

Several operation states are available on the device. All possible functions in all the states except for no-power and OFF state can be configured over I²C as long as a valid power-on source on VOUT is connected and EN stays high.

- No-power state
- Shutdown state
- Standby state
- Switching (2:1 or 1:2) state
- 1:1 state (forward or reverse direction)

7.1.1 No-power state

If VIN is equal to or below V_{VIN_UNPLUG} ($VIN \leq VOUT - 1.5\text{ V}$), VOUT is equal to or below ($V_{VOUT_MIN_OK} - V_{VOUT_MIN_HYS}$) threshold and $V_{VFET_IN} \leq (V_{VFET_IN_OK} - V_{VFET_IN_HYS})$ threshold, the device is in no-power state with all internal circuitries off. In this state, if a voltage higher than the threshold of VFET_IN_OK is applied through VFET_IN pin, the control block of external OVP is initiated to turn on the external N-ch FET with all the necessary start-up sequences.

7.1.2 Shutdown state

In the shutdown state, $V_{OUT} \geq V_{V_{OUT_MIN_OK}}$ and $V_{FET_IN} \leq (V_{V_{FET_IN_OK}} - V_{V_{FET_IN_HYS}})$ threshold.

Once V_{IN} is equal to or below $V_{V_{IN_UNPLUG}}$ ($V_{IN} \leq V_{OUT} - 1.5 \text{ V}$), device enters shutdown state from standby state.

There are two different operation modes in the shutdown state. One is low-power mode and the other is non low-power mode. For more details, refer to [Section 7.1.2.1](#).

In this state, all of the power switches (OVPFET, SW4A/B, SW3A/B, SW2A/B, SW1A/B) stay off, while I²C communication remains active. In this state, even with low-power mode enabled, when a voltage higher than the threshold of $V_{FET_IN_OK}$ is applied through V_{FET_IN} pin, the control block of external OVP is initiated to turn on the external N-ch FET with all the necessary start-up sequences.

7.1.2.1 Low-power mode

By default, the device enters low-power mode once a valid V_{OUT} voltage is connected.

In this low-power mode, the device turns off a main clock to minimize a quiescent current as much as possible. In this mode, any interrupt read is possible but interrupt clear is not possible. In addition, ADC is also disabled in low-power mode.

7.1.3 Standby state

In this standby state, all power switches (OVPFET, SW4A/B, SW3A/B, SW2A/B, SW1A/B) are turned off.

However, I²C communication and ADC readback with low-power mode disabled is still active in this mode.

Any fault event puts the device into standby state from normal operation. For more details about fault events, refer to [Section 7.12](#).

7.1.4 Switching state

In switching state, the device performs all functions in 2:1 or 1:2 switching operation.

In 2:1 switching operation, $\frac{1}{2}$ of the input voltage is seen at V_{OUT} in $I_{V_{OUT}} = 0 \text{ mA}$. In this switching mode, four FETs (SW4, SW3, SW2, SW1) are switched at 50 % duty with SW4 and SW2 turned on and off at the same time, while SW3 and SW1 are turned off and on simultaneously. The 2:1 in each phase operates in out-of-phase.

This 2:1 switching is called dual-phase. In 1:2 switching operation, V_{IN} voltage is doubled by V_{OUT} voltage.

7.1.5 1:1 state

There are two different 1:1 modes in terms of direction: forward and reverse. In forward 1:1 mode, the device enables OVPFET to regulate a programmed input current while fully switching on and off SW4 and SW3 switches in dual phases. If a different operation mode change is made over I²C on the fly, the device enters standby mode. The $STANDBY_EN$ bit should be toggled to start a new operation mode from the forward 1:1 mode.

In reverse 1:1 mode, all three switches (OVPFET, SW4 and SW3) are fully on for just bypass from V_{OUT} to V_{IN} direction. The OVPFET is not regulated in the reverse 1:1 mode.


7.2 Operation of switched-capacitor converter

7.2.1 Fundamental theory of operation

Figure 3 is a simplified block diagram of the switched capacitor converter. The converter is switched for 2:1 operation at a 50 % duty cycle with SW4 and SW2 turned on and off at the same time, while SW3 and SW1 are turned off and on simultaneously.

7.2.2 Switched Capacitor (SC) converter

The device integrates a high-voltage switched capacitor converter. The output voltage of the converter is a half of the input voltage in $I_{VOUT}=0$ mA and 2:1 switching operation. The output current of the converter is twice the input current.



The output voltage with a load current is determined as:

Where:

$$V_{VOUT} = \frac{OVP_OUT}{2} - (R_{EQ} \times I_{OUT})$$

- R_{EQ} is a function of the sum of all resistances in the input/output power path including the power FETs' R_{DS_ON} and the PCB routing resistances as well as the switching frequency, C_{FLY} and PCB parasitic.

7.2.3 2:1 switching mode

The device needs to precharge the flying capacitors with an internal current sink, before enabling 2:1 switching operation from off. At the end of precharge, device monitors OVP_OUT voltage. The device charges the OVP_OUT output at two times of VOUT.

If the flying capacitor is shored between CP1A/B and CP1A/B_BOT, the VOUT will be grounded through internal path or directly shorted to ground with current limit. The PIN_SHORT_INT bit is set to 1b, then the device enters standby mode.

7.2.4 1:2 switching mode

STANDBY_EN should be toggled for startup when device is in low-power mode after turning on VOUT or after exiting 1:2 switching mode. The device needs to precharge the flying capacitors with an internal current sink, before enabling 1:2 switching operation from no VIN state. The device charges the C_{FLY} to the same as VOUT.

At the end of the soft-switching, device monitors VIN voltage. If the flying capacitor is shored, CP1A&B and CP1A&B_BOT will be pulled up through SW3_A&B body diodes. This ends the startup sequence and issues PIN_SHORT_INT bit set to 1b. Then the device enters standby mode.

7.2.5 Forward and reverse 1:1 mode


The device operates in forward 1:1 mode by turning on SW4_A/B and SW3_A/B FETs while controlling OVPFET. In forward 1:1 mode powered by VIN, the OVPFET is controlled to regulate a programmed input current if VIN current loop is enabled. If the loop control is not enabled, OVPFET works as just a bypass switch.

For reverse 1:1 mode, toggling the STANDBY_EN should be done when device is in low-power mode. In reverse 1:1 mode powered by VOUT, the OVPFET is fully on as bypass switch. An overcurrent detection is performed in both 1:1 modes. A soft-start is implemented to limit an inrush current when the SW4 and SW3 FETs are turned on.

7.3 Input voltage qualification

7.3.1 In 2:1 switching mode


Operation of 2:1 switching is performed in a valid VIN voltage range as shown in Figure 4. A voltage at VIN must be greater than a programmed UV_tracking threshold, lower than a programmed OV_Tracking threshold and stay in this valid range over the deglitch time, t_{VIN_VALID_DEGLITCH}, 21 ms (typ, default), 8 ms, 2 ms or 1 ms.



While in operation of 2:1 switching, if VIN falls below UV_Tracking threshold for longer than t_{VIN_UV_DEBOUNCE}, the device enters standby mode by turning off switching operation.

7.3.2 In forward 1:1 mode

Operation of forward 1:1 mode is performed in a valid VIN voltage range as shown in [Figure 5](#). A voltage at VIN must be greater than a programmed UV_tracking threshold, lower than a programmed OV_Tracking threshold and stay in this valid range over the deglitch time, tVIN_VALID_DEGLITCH, 21 ms (typ, default), 8 ms, 2 ms or 1 ms. In this forward 1:1 mode, VIN OVP FIXED threshold must be a half in setting HALF_VIN_OVP_EN to 1b.



7.4 Reverse Current Protection (RCP) and VIN unplug in 2:1 switching and forward 1:1 mode

The device features RCP and VIN unplug by detection of VIN voltage and current loss in 2:1 switching and forward 1:1 mode. A threshold of VIN input current for RCP is programmable from 200 mA to 900 mA in 100 mA steps. Once a programmed RCP current is detected and stays below over one of four programmable timers (21, 8, 2, 1 ms), tRCP_DEGLITCH, the device stops switching operation immediately. Once the switching operation stops, the device enables one of two programmable discharge currents (45 mA, 90 mA), ISINK_RCP, until either a programmable discharge timer is expired or VIN meets VVIN_UNPLUG threshold. All the RCP functions are executed in RCP_EN bit set to 1b.

If the programmed current threshold (rising of VIN input current) is not detected (which means RCP is always detected) in 2:1 and forward 1:1 operation, device waits for tRCP_DELAY before entering standby mode due to reverse current condition.

7.5 Control of regulation loop

The device includes three separate regulation loops which regulate an input current through internal OVPFET, a battery charging current through CSP and CSN and a battery regulation voltage differentially sensed across BATH and BATN pin. The compensation is designed such that the loop requesting the lowest power level determines the operation point of the converter. The regulation loop control circuit modulates the gate voltage of the OVPFET. The OVPFET serves to linearly regulate the voltage fed into the unregulated 2:1 and 1:1 switched capacitor circuit.

In a summary of regulation loop

- Regulation loop of VIN Input current via OVPFET
- Regulation loop of VBAT voltage between BATH and BATN
- Regulation loop of VBAT charge current via CSP and CSN

7.6 External FET control

The device features external OV protection by adding N-FET. The external N-FET's gate voltage is biased by an integrated charge pump through pin OVP_GATE. The charge pump is controlled in dependence of the VFET_IN pin sensed voltage level regardless of VOUT present. VFET_IN should be connected to a main input power source. This can eliminate the need of a separate stand-alone OVP device to protect the system.

To enable the charge pump, VFET_IN has to exceed $V_{VFET_IN_OK}$ (3 V typ) for longer than startup delay time, $t_{STARTUP_DELAY_OVP_GATE}$ of 5 ms typ before OVP_GATE ramps up to 6.5 V above VFET_IN.

Assuming a Q_G (tot) of 23 nC (external FET C_{GS} of 5.1 nF and V_{GS} of 4.5 V), the gate is fully charged to VFET_IN + 6.5 V within $t_{RAMP_UP_TIME_OVP_GATE}$ (2.5 ms typ and 5 ms max).

The external FET turns off immediately within $t_{TURN_OFF_TIME_OVP_GATE}$ when VFET_IN exceeds $V_{VFET_IN_OVP}$. The startup procedure is repeated once VFET_IN drops below $V_{VFET_IN_OVP_HYS}$. An OVP threshold is programmable over I^2C .

7.7 Temperature monitor (NTC)

The NTC input with AVDD pullup voltage is connected to an external negative temperature coefficient (NTC) thermistor to monitor system temperature or NTC on battery package to monitor battery temperature. To utilize NTC function, set NTC_EN bit to 1b. There are two registers to set a different temperature threshold such as hot, warm and cold, cool.

If one of two programmed thresholds is monitored, the device issues a corresponding interrupt signal. Based upon the bit setting named STANDBY_BY_NTC_EN, set to 1b, the device enters standby mode once a threshold is sensed over the deglitch time. If the bit of AUTO_RESTART_NTC_EN is set to 1b, the device resumes a previous operation with either 2:1, 1:2, forward 1:1 or reverse 1:1. If the bit is not set to 1b, the device will not restart the previous operation and stays off until STANDBY_EN bit is toggled.

7.8 12-bit ADC

The device features a 12-bit SAR (Successive Approximation) ADC with up to 9 channels. [Table 5](#) provides a summary of all the channels. To enable the ADC for measurement, ADC_EN must be set to 1b. Each ADC channel can be read by setting each enable bit, ADC_READ_XXX_EN, to 1b. Then, the ADC_READ_DONE_INT interrupt bit is triggered when the last results are converted and then written in the corresponding ADC register.

Each independently enabled channel is measured in a round robin scheme that operates in a number of power states in order to optimize power consumption. Per request on read of a certain channel while updating data in ADC registers, the device completes updating data first and then takes action for the read request.

Each channel is converted with a programmed sample data 2, 4, 8, or 16 samples. Each conversion is then averaged so that any offset is canceled out.

7.8.1 Round robin

The device measures multiple analog sources (voltage, current and temperature) and then converts them into discrete digital values using a round robin scheme. Each channel is independently enabled and described in [Table 5](#).

Table 5. ADC Channels

Channel Number	Channel Name	Description	Range
1	VIN	VIN voltage	0 V to 15.36 V in 1 LSB = 4 mV
2	VFET_IN	VIN voltage	0 V to 20 V in 1 LSB = 5.25 mV
3	OVP_OUT	OVP_OUT voltage	0 V to 15.36 V in 1 LSB = 4 mV
4	BATP and BATN	Battery voltage	0 V to 5 V in 1 LSB = 2 mV
5	VOUT	VOUT voltage	0 V to 5 V in 1 LSB = 2 mV
6	NTC	NTC voltage	0 V to 3.3 V in 1 LSB = 1 mV
7	T_DIE	Die temperature	0 °C to 150 °C in 1 LSB = 0.5 °C
8	VIN Current	VIN current through OVPFET in bi-direction	0 A to 6.5 A in 1 LSB = 2 mA
9	Battery Current	Battery Current through CSP and CSN in charging only	0 A to +10 A in 1 LSB = 5 mA

7.9 Device enable (EN)

The device has the dedicated enable/disable logic input pin named EN with I²C control bit for its logic polarity, EN_CFG. When the device is enabled with one of two conditions, the device can go to either 2:1 switching/forward 1:1 mode with a valid VIN or 1:2 switching/reverse 1:1 mode in STANDBY_EN = 0b. If the status of EN pin with the control bit is mismatched in any of operation mode, device stops operation immediately and is put into standby state. The device resumes a previous operation from the standby state once the logic for the device enable is matched again.

Table 6. Truth table for device enable

Status of EN pin	Status of EN_CFG bit 0b: EN pin active high 1b: EN pin active low	Device enable
LOW	0b	Not enable
LOW	1b	Enable
HIGH	0b	Enable
HIGH	1b	Not enable

7.10 Interrupt (nINT)

The nINT is a logic output signal with active LOW and open-drain type. It requires a pullup resistor to a system I/O supply rail such as 1.8 V. The assertion of any unmasked interrupt event results in pulling the nINT pin LOW.

The nINT pin will not be pulled HIGH until all interrupt event registers have been cleared. New events that occur during an interrupt event register are held until the event interrupt register has been cleared, ensuring that AP does not miss any of them. If any interrupt event is needed, it shall be unmasked to pull the nINT pin LOW.

7.11 Thermal regulation

The device features thermal regulation by monitoring a junction temperature in THERMAL_REGULATION_EN bit set to 1b. If the junction temperature reaches a programmed threshold, programmable from 90 °C to 120 °C in 10 °C steps, the device reduces VIN input current by slope control of t_{SS_VIN_CURRENT_SLOPE} until the die temperature falls below T_{THEM_REG_HYS} (20 °C typ).

The VIN input current only begins to increase by a reference to t_{SS_VIN_CURRENT_SLOPE} after the die temperature falls below the threshold to prevent chatter. This thermal regulation only applies in 2:1 switching and forward 1:1 mode.

7.12 Protections

The device features multiple protections in all possible operation modes (2:1, 1:2, forward 1:1 and reverse 1:1). In each protection, the device stays at the standby mode where all the power switches including OVPFET stay off until a release condition for each protection is met in each auto recovery control bit set to 1b, except for short of flying capacitor or toggling STANDBY_EN bit for non-Auto recovery fault events.

The following is a list of possible events that put the device into standby mode.

- Thermal shutdown threshold detected
- Set STANDBY_EN bit to 1b
- A programmed V_{IN_UV_TRACKING} threshold detected if the function is enabled
- A programmed V_{IN_OV_TRACKING} threshold detected if the function is enabled
- A fixed V_{VIN_OVP_FIXED} threshold detected if this function is enabled
- VOUT Max OV detected if this function is enabled
- A programmed NTC threshold detected if this function is enabled
- A programmed watchdog timer expired if this function is enabled
- RCP threshold detected if this function is enabled
- Battery OV detected
- VIN OC detected in 2:1 switching and forward 1:1 operation
- VIN OC detected in 1:2 switching and reverse 1:1 operation
- Short conditions (CFLY, VIN and VOUT) detected
- A programmed charger safety timer expired if the function is enabled and 2:1 and forward 1:1 mode
- Set a different operation mode other than an original mode
- Set SOFT_RESET bit to 1b
- EN logic mismatched in operation state
- Switched Capacitor Converter faults (Phase A or B fault)

An auto-recovery function does not apply to the following fault events. In order to exit the standby mode, an AP toggles STANDBY_EN bit.

- CFLY short (short between CP1A/1B and CP1A/1B_BOT)
- A programmed charger safety timer expired
- VOUT Max OV detected
- VIN OC detected in 1:2 switching and reverse 1:1 mode operation
- Set a different operation mode than its original operation mode
- SOFT_RESET
- Switched Capacitor Converter faults (Phase A or B fault)

7.13 Operation of leader/follower

PCA9481AUK features a role of leader and follower to support the application with a higher output power like 60 W. Either leader or follower role can be configured on NTC_SYNC pin over I²C. When configured as a leader, the NTC_SYNC pin functions as a SYNC output pin. When configured as a follower, the NTC_SYNC pin functions as a SYNC input pin. Leader is operated with 90° phase-shift from follower through NTC_SYNC pin.

Leader/follower operation only applies in 2:1 and 1:2 switching mode. However, as long as leader/follower function is enabled, NTC function is disabled in all operation modes including 2:1 and 1:2 switching, forward and reverse 1:1 mode. Under this condition, ADC data from register ADC_READ_NTC_0/1 is invalid, always read out zero. NTC detected interrupt is also invalid.

SYNC_FUNCTION_EN and SYNC_FOLLOWER_EN bits are only immediately effective when they are programmed in standby or shutdown mode. In case these two bits are accidentally programmed in operation modes, they will be only effective when device returns to standby mode.

The recommended connection between two devices is shown in [Figure 6](#).




Figure 6. Leader/follower operation

8.2 Bill of materials

[Table 7](#) shows all the components for the device.

Table 7. Bill of materials

Name	Value	Size	Part Name / Maker	Note
C _{VIN}	4.7 μ F/16 V	1608	Murata, GRM188C71C475ME21	C _{EFF} = 1.4 μ F at 10 V
	1 nF/25 V	0603	Murata, GRM033R61E102KA01	Optional for high frequency filter
C _{OVP_OUT}	10 μ F/16 V	1608	Murata, GRM188R61C106KAAL	Place two capacitors. C _{EFF} = 1.7 μ F for one capacitor at 10 V
C _{FLY_Phase}	22 μ F/16 V or 22 μ F/10 V	1608	SEMCO, CL10A226MO7JZNC or SEMCO, CL10A226MP8NUNE	Place two or one capacitors. C _{EFF} = 6.9 μ F at 5 V or C _{EFF} = 4.4 μ F at 5 V
C _{BST}	100 nF/16 V	0603	Murata, GRM033R61C104KE14	–
C _{VOUT}	22 μ F/10 V	1608	SEMCO, CL10A226MP8NUNE	Place two capacitors. C _{EFF} = 5 μ F at 4.5 V
C _{AVDD}	1 μ F/6.3 V	0603	Murata, GRM033D70J105ME01	C _{EFF} = 0.88 μ F at 1.5 V
R _{SENSE}	1/2/5 m Ω	–	–	Place if external current sense is needed for battery current
R _{I2C_PULLUP}	2.2 k Ω	0603	–	Each on SCL and SDA
R _{nINT_PULLUP}	220 k Ω	0603	–	–
External N-ch FET	30 V, 2.4 m Ω	2.225 x 0.19 x 0.85	PSMN2R4-30MLD / Nexperia	External N-FET in case of no stand-alone OVP IC used. The N-FET is not subject to the use of this N-FET. Another N_FET or back-to-back can be used.

8.3 PCB layout guidelines

The device has a dual phase converter with two flying capacitors on each phase. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

1. Utilize 8-layer board for optimal layout, and assign one layer as solid ground plane near the device to minimize high-current path.
2. Place flying capacitors as close to CP1A, CP1B, CP1A_BOT and CP1B_BOT bumps as possible. The trace shall be wide enough to carry the charging and discharging current and short to minimize trace resistance which affects efficiency directly.
3. Place output capacitor as close as possible to VOUT bumps. Use as wide as possible on the 3rd layer to short VOUT from each phase.
4. Place input capacitors as close as possible to VIN and input power trace should be routed to center of VIN pins.
5. Place two OVP_OUT capacitors next to device symmetrically.
6. Decoupling capacitors shall be placed next to the device and make trace connection as short as possible.
7. Ensure that there are sufficient thermal vias directly under bumps of the power FETs, power ground, connecting to copper on other layers.




Figure 8. PCA9481AUK recommended PCB layout

9 Serial interface and register

I²C is a 2-wire serial interface developed by Philips Semiconductor. The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled HIGH. All the I²C compatible devices connect to the I²C bus through open drain I/O pins, SDA and SCL. A controller is responsible for generating the clock signal and device addresses. The controller also generates specific conditions that indicate the START and STOP of data transfer. A target device receives and/or transmits data on the bus under of the controller device. The device works as a target and is compatible with the following data transfer modes, as defined in the I²C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), fast mode plus (1 Mbps). The interface adds flexibility to program all necessary control options, enable most functions to be programmed to new values depending on the instantaneous application requirements. I²C is asynchronous. The data transfer protocol for standard and fast modes is exactly the same.

Device supports burst mode and auto-increment mode with MSB = 1 on a register pointer.

9.1 I²C target address

Following a START condition, the bus controller must send the target address followed by a read or write operation. The target address of the device is shown in [Table 8](#). The device supports 7-bit addressing only.

Table 8. I²C target address by ADDRESS = LOW

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1	0	1	0	1	1	1	R/W

Target address in binary	Target address (Write) in hex	Target address (Read) In hex
1010 111R/W	AE	AF

Table 9. I²C target address by ADDRESS = FLOAT

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1	0	1	1	1	1	0	R/W

Target address in binary	Target address (Write) in hex	Target address (Read) In hex
1011 110R/W	BC	BD

9.2 Register map

Table 10. Register Map

Address (hex)	Register name	RESET (hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00	DEVICE_ID	N/A	DEVICE_REV [3]	DEVICE_REV [2]	DEVICE_REV [1]	DEVICE_REV [0]	DEV_ID [3]	DEV_ID [2]	DEV_ID [1]	DEV_ID [0]
01	INT_DEVICE_0	00	VOUT_MAX_OV_INT	RCP_DETECTED_INT	VIN_UNPLUG_INT	VIN_OVP_INT	VIN_OV_TRACKING_INT	VIN_UV_TRACKING_INT	VIN_NOT_VALID_INT	VIN_VALID_INT
02	INT_DEVICE_1	00	Reserved	NTC_1_DETECTED_INT	NTC_0_DETECTED_INT	ADC_READ_DONE_INT	VIN_CURRENT_LIMITED_INT	VIN_OCP_21_11_INT	SINK_RCP_TIMEOUT_INT	SINK_RCP_ENABLED_INT
03	INT_DEVICE_2	00	Reserved	VIN_OCP_12_11_INT	VFET_IN_OK_INT	THEM_REGULATION_EXIT_INT	THEM_REGULATION_INT	THSD_EXIT_INT	THSD_INT	WATCHDOG_TIMER_OUT_INT
04	INT_DEVICE_3	00	Reserved	STATUS_CHANGE_INT	VFET_IN_OVP_EXIT_INT	VFET_IN_OVP_INT	VIN_OCP_ALARM_12_11_EXIT_INT	VIN_OCP_ALARM_12_11_INT	VIN_OCP_ALARM_21_11_EXIT_INT	VIN_OCP_ALARM_21_11_INT
05	INT_CHARGING	00	Reserved	Reserved	CHG_SAFETY_TIMER_INT	VBAT_OVP_EXIT_INT	VBAT_OVP_INT	VBAT_REG_LOOP_INT	I_VBAT_CC_LOOP_INT	I_VIN_CC_LOOP_INT
06	INT_SC_0	00	Reserved	PHASE_B_FAULT_INT	PHASE_A_FAULT_INT	PIN_SHORT_INT	STANDBY_EXIT_INT	STANDBY_ENTER_INT	SWITCHING_ENABLED_INT	SC_OFF_INT
07	INT_SC_1	00	Reserved	Reserved	Reserved	Reserved	Reserved	OVPOUT_ERRLO_INT	11_ENABLED_INT	REVERSE_SW_SS_OC_INT
08	INT_DEVICE_0_MASK	00	VOUT_MAX_OV_MSK	RCP_DETECTED_MSK	VIN_UNPLUG_MSK	VIN_OVP_21_MSK	VIN_OV_TRACKING_MSK	VIN_UV_TRACKING_MSK	VIN_NOT_VALID_MSK	VIN_VALID_MSK
09	INT_DEVICE_1_MASK	00	Reserved	NTC_1_DETECTED_MSK	NTC_0_DETECTED_MSK	ADC_READ_DONE_MSK	VIN_CURRENT_LIMITED_MSK	VIN_OCP_21_11_MSK	SINK_RCP_TIMEOUT_MSK	SINK_RCP_ENABLED_MSK

Table 10. Register Map...continued

Address (hex)	Register name	RESET (hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0A	INT_DEVICE_2_MASK	00	Reserved	VIN_OCP_12_11_MSK	VFET_IN_OK_MSK	THEM_REGULATION_EXIT_MSK	THEM_REGULATION_MSK	THSD_EXIT_MSK	THSD_MSK	WATCHDOG_TIMER_OUT_MSK
0B	INT_DEVICE_3_MASK	00	Reserved	STATUS_CHANGE_MSK	VFET_IN_OVP_EXIT_MSK	VFET_IN_OVP_MSK	VIN_OCP_ALARM_12_11_EXIT_MSK	VIN_OCP_ALARM_12_11_MSK	VIN_OCP_ALARM_21_11_EXIT_MSK	VIN_OCP_ALARM_21_11_MSK
0C	INT_CHARGING_MASK	00	Reserved	Reserved	CHG_SAFETY_TIMER_MSK	VBAT_OVP_EXIT_MSK	VBAT_OVP_MSK	VBAT_REG_LOOP_MSK	I_VBAT_CC_LOOP_MSK	I_VIN_CC_LOOP_MSK
0D	INT_SC_0_MASK	00	Reserved	PHASE_B_FAULT_MSK	PHASE_A_FAULT_MSK	PIN_SHORT_MSK	STANDBY_EXIT_MSK	STANDBY_ENTER_MSK	SWITCHING_ENABLED_MSK	SC_OFF_MSK
0E	INT_SC_1_MASK	00	Reserved	Reserved	Reserved	Reserved	Reserved	OVPOUT_ERRLO_MSK	11_ENABLED_MSK	REVERSE_SW_SS_OC_MSK
0F	DEVICE_0_STS	00	VOUT_MAX_OV	RCP_DETECTED	VIN_UNPLUG	VIN_OVP	VIN_OV_TRACKING	VIN_UV_TRACKING	VIN_NOT_VALID	VIN_VALID
10	DEVICE_1_STS	00	Reserved	NTC_1_DETECTED	NTC_0_DETECTED	ADC_READ_DONE	VIN_CURRENT_LIMITED	VIN_OCP_21_11	SINK_RCP_TIMEOUT	SINK_RCP_ENABLED
11	DEVICE_2_STS	00	Reserved	VIN_OCP_12_11	VFET_IN_OK	THEM_REGULATION_EXIT	THEM_REGULATION	THSD_EXIT	THSD	WATCHDOG_TIMER_OUT
12	DEVICE_3_STS	00	STATUS_CHANGE [1]	STATUS_CHANGE [0]	VFET_IN_OVP_EXIT	VFET_IN_OVP	VIN_OCP_ALARM_12_11_EXIT	VIN_OCP_ALARM_12_11	VIN_OCP_ALARM_21_11_EXIT	VIN_OCP_ALARM_21_11
13	CHARGING_STS	00	Reserved	Reserved	CHG_SAFETY_TIMER	VBAT_OVP_EXIT	VBAT_OVP	VBAT_REG_LOOP	I_VBAT_CC_LOOP	I_VIN_CC_LOOP
14	SC_0_STS	00	Reserved	PHASE_B_FAULT	PHASE_A_FAULT	PIN_SHORT	STANDBY_EXIT	STANDBY_ENTER	SWITCHING_ENABLED	SC_OFF
15	SC_1_STS	00	Reserved	Reserved	Reserved	Reserved	Reserved	OVPOUT_ERRLO	11_ENABLED	REVERSE_SW_SS_OC
16	DEVICE_CNTL_0	20	STANDBY_BY_NTC_EN	THERMAL_SHUTDOWN_CFG [1]	THERMAL_SHUTDOWN_CFG [0]	WATCHDOG_TIMER_DOUBLE_EN	WATCHDOG_CFG [1]	WATCHDOG_CFG [0]	WATCHDOG_EN	SOFT_RESET
17	DEVICE_CNTL_1	08	HALF_VIN_OVP_EN	LOW_POWER_MODE_DISABLE	VIN_OVP_CFG [1]	VIN_OVP_CFG [0]	VIN_FIXED_OVP_EN	THERMAL_REGULATION_CFG [1]	THERMAL_REGULATION_CFG [0]	THERMAL_REGULATION_EN
18	DEVICE_CNTL_2	0C	IBAT_SENSE_R_CFG	EN_CFG	VFET_IN_OVP_CFG [2]	VFET_IN_OVP_CFG [1]	VFET_IN_OVP_CFG [0]	EXT_OVP_FUNCTION_EN	VIN_VALID_DEGLITCH [1]	VIN_VALID_DEGLITCH [0]
19	DEVICE_CNTL_3	00	SYNC_FUNCTION_EN	SYNC_FOLLOWER_EN	FORCE_SHUTDOWN	VIN_OCP_ALARM_CURRENT_12_11 [3]	VIN_OCP_ALARM_CURRENT_12_11 [2]	VIN_OCP_ALARM_CURRENT_12_11 [1]	VIN_OCP_ALARM_CURRENT_12_11 [0]	VIN_ALARM_OCP_12_11_EN
1A	AUTO_RESTART_CNTL_0	75	AUTO_RESTART_NTC_EN	AUTO_RESTART_FIXED_OV_EN	AUTO_RESTART_OV_TRACKING_EN	AUTO_RESTART_UV_TRACKING_EN	AUTO_RESTART_THEM_EN	AUTO_RESTART_VBAT_OVP_EN	AUTO_RESTART_VIN_OCP_21_11_EN	AUTO_RESTART_RCP_EN
1B	AUTO_RESTART_CNTL_1	00	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
1C	RCP_CNTL	21	I_RCP_CURRENT_DEGLITCH [1]	I_RCP_CURRENT_DEGLITCH [0]	I_SINK_RCP_TIMER	I_RCP_THR_ESHOLD [2]	I_RCP_THR_ESHOLD [1]	I_RCP_THR_ESHOLD [0]	I_SINK_RCP	RCP_EN
1D	CHARGING_CNTL_0	17	VIN_CURRENT_SLOPE	OCP_DEGLITCH_TIME_21_11	VIN_CURRENT_OCP_21_11	VIN_OCP_21_11_EN	CSP_CSN_MEASURE_EN	VABT_LOOP_EN	I_VBAT_LOOP_EN	I_VIN_LOOP_EN
1E	CHARGING_CNTL_1	64	VIN_REGULATION_CURRENT [7]	VIN_REGULATION_CURRENT [6]	VIN_REGULATION_CURRENT [5]	VIN_REGULATION_CURRENT [4]	VIN_REGULATION_CURRENT [3]	VIN_REGULATION_CURRENT [2]	VIN_REGULATION_CURRENT [1]	VIN_REGULATION_CURRENT [0]
1F	CHARGING_CNTL_2	7D	VBAT_REGULATION [7]	VBAT_REGULATION [6]	VBAT_REGULATION [5]	VBAT_REGULATION [4]	VBAT_REGULATION [3]	VBAT_REGULATION [2]	VBAT_REGULATION [1]	VBAT_REGULATION [0]

Table 10. Register Map...continued

Address (hex)	Register name	RESET (hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
20	CHARGING_CNTL_3	64	I_VBAT_REGULATION [7]	I_VBAT_REGULATION [6]	I_VBAT_REGULATION [5]	I_VBAT_REGULATION [4]	I_VBAT_REGULATION [3]	I_VBAT_REGULATION [2]	I_VBAT_REGULATION [1]	I_VBAT_REGULATION [0]
21	CHARGING_CNTL_4	1F	IBAT_SENSE_R_SEL [1]	IBAT_SENSE_R_SEL [0]	VIN_ALARM_OCP_21_11_EN	CHARGER_SAFETY_TIMER [1]	CHARGER_SAFETY_TIMER [0]	CHARGER_SAFETY_TIMER_EN	VBAT_OVP_DEGLITCH_TIME [1]	VBAT_OVP_DEGLITCH_TIME [0]
22	CHARGING_CNTL_5	40	Reserved	VBAT_OVP_EN	VIN_OCP_CURRENT_12_11 [3]	VIN_OCP_CURRENT_12_11 [2]	VIN_OCP_CURRENT_12_11 [1]	VIN_OCP_CURRENT_12_11 [0]	OCV_DEGLITCH_TIME_12_11	VIN_OCP_12_11_EN
23	CHARGING_CNTL_6	6C	VIN_OCP_ALARM_CURRENT [7]	VIN_OCP_ALARM_CURRENT [6]	VIN_OCP_ALARM_CURRENT [5]	VIN_OCP_ALARM_CURRENT [4]	VIN_OCP_ALARM_CURRENT [3]	VIN_OCP_ALARM_CURRENT [2]	VIN_OCP_ALARM_CURRENT [1]	VIN_OCP_ALARM_CURRENT [0]
24	NTC_CNTL_0	94	NTC_TRIGGER_VOLTAGE_0 [6]	NTC_TRIGGER_VOLTAGE_0 [5]	NTC_TRIGGER_VOLTAGE_0 [4]	NTC_TRIGGER_VOLTAGE_0 [3]	NTC_TRIGGER_VOLTAGE_0 [2]	NTC_TRIGGER_VOLTAGE_0 [1]	NTC_TRIGGER_VOLTAGE_0 [0]	NTC_EN
25	NTC_CNTL_1	21	Reserved	NTC_TRIGGER_VOLTAGE_1 [6]	NTC_TRIGGER_VOLTAGE_1 [5]	NTC_TRIGGER_VOLTAGE_1 [4]	NTC_TRIGGER_VOLTAGE_1 [3]	NTC_TRIGGER_VOLTAGE_1 [2]	NTC_TRIGGER_VOLTAGE_1 [1]	NTC_TRIGGER_VOLTAGE_1 [0]
26	SC_CNTL_0	10	Reserved	Reserved	Reserved	FSW_CFG [4]	FSW_CFG [3]	FSW_CFG [2]	FSW_CFG [1]	FSW_CFG [0]
27	SC_CNTL_1	01	Reserved	Reserved	VIN_UV_TRACKING_DEGLITCH [1]	VIN_UV_TRACKING_DEGLITCH [0]	UV_TRACKING_HYSTERESIS	UV_TRACK_DELTA [1]	UV_TRACK_DELTA [0]	UV_TRACK_EN
28	SC_CNTL_2	11	Reserved	Reserved	Reserved	VOUT_MAX_OV_EN	OV_TRACK_DELTA [1]	OV_TRACK_DELTA [0]	OV_TRACKING_HYSTERESIS	OV_TRACK_EN
29	SC_CNTL_3	83	STANDBY_EN	SC_OPERATION_MODE [1]	SC_OPERATION_MODE [0]	PRECHARGE_CFLY_TIME_OUT [1]	PRECHARGE_CFLY_TIME_OUT [1]	PRECHARGE_CFLY_I [2]	PRECHARGE_CFLY_I [1]	PRECHARGE_CFLY_I [0]
2A	ADC_CNTL	06	ADC_IN_SHUTDOWN_STATE	ADC_MODE_CFG [1]	ADC_MODE_CFG [0]	ADC_HIBERNATE_READ_INTERVAL [1]	ADC_HIBERNATE_READ_INTERVAL [0]	ADC_AVERAGE_TIMES [1]	ADC_AVERAGE_TIMES [0]	ADC_EN
2B	ADC_EN_CNTL_0	00	ADC_READ_I_VBAT_CURRENT_EN	ADC_READ_VIN_CURRENT_EN	ADC_READ_DIE_TEMP_EN	ADC_READ_NTC_EN	ADC_READ_VOUT_EN	ADC_READ_BATP_BATN_EN	ADC_READ_OVP_OUT_EN	ADC_READ_VIN_EN
2C	ADC_EN_CNTL_1	00	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	ADC_READ_VFET_IN_EN
2D	ADC_READ_VIN_0	00	ADC_READ_VIN [7]	ADC_READ_VIN [6]	ADC_READ_VIN [5]	ADC_READ_VIN [4]	ADC_READ_VIN [3]	ADC_READ_VIN [2]	ADC_READ_VIN [1]	ADC_READ_VIN [0]
2E	ADC_READ_VIN_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_VIN [11]	ADC_READ_VIN [10]	ADC_READ_VIN [9]	ADC_READ_VIN [8]
2F	ADC_READ_VFET_IN_0	00	ADC_READ_VFET_IN [7]	ADC_READ_VFET_IN [6]	ADC_READ_VFET_IN [5]	ADC_READ_VFET_IN [4]	ADC_READ_VFET_IN [3]	ADC_READ_VFET_IN [2]	ADC_READ_VFET_IN [1]	ADC_READ_VFET_IN [0]
30	ADC_READ_VFET_IN_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_VFET_IN [11]	ADC_READ_VFET_IN [10]	ADC_READ_VFET_IN [9]	ADC_READ_VFET_IN [8]
31	ADC_READ_OVP_OUT_0	00	ADC_READ_OVP_OUT [7]	ADC_READ_OVP_OUT [6]	ADC_READ_OVP_OUT [5]	ADC_READ_OVP_OUT [4]	ADC_READ_OVP_OUT [3]	ADC_READ_OVP_OUT [2]	ADC_READ_OVP_OUT [1]	ADC_READ_OVP_OUT [0]
32	ADC_READ_OVP_OUT_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_OVP_OUT [11]	ADC_READ_OVP_OUT [10]	ADC_READ_OVP_OUT [9]	ADC_READ_OVP_OUT [8]
33	ADC_READ_BATP_BATN_0	00	ADC_READ_BATP_BATN [7]	ADC_READ_BATP_BATN [6]	ADC_READ_BATP_BATN [5]	ADC_READ_BATP_BATN [4]	ADC_READ_BATP_BATN [3]	ADC_READ_BATP_BATN [2]	ADC_READ_BATP_BATN [1]	ADC_READ_BATP_BATN [0]
34	ADC_READ_BATP_BATN_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_BATP_BATN [11]	ADC_READ_BATP_BATN [10]	ADC_READ_BATP_BATN [9]	ADC_READ_BATP_BATN [8]
35	ADC_READ_VOUT_0	00	ADC_READ_VOUT [7]	ADC_READ_VOUT [6]	ADC_READ_VOUT [5]	ADC_READ_VOUT [4]	ADC_READ_VOUT [3]	ADC_READ_VOUT [2]	ADC_READ_VOUT [1]	ADC_READ_VOUT [0]
36	ADC_READ_VOUT_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_VOUT [11]	ADC_READ_VOUT [10]	ADC_READ_VOUT [9]	ADC_READ_VOUT [8]

Table 10. Register Map...continued

Address (hex)	Register name	RESET (hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
37	ADC_READ_NTC_0	00	ADC_READ_NTC [7]	ADC_READ_NTC [6]	ADC_READ_NTC [5]	ADC_READ_NTC [4]	ADC_READ_NTC [3]	ADC_READ_NTC [2]	ADC_READ_NTC [1]	ADC_READ_NTC [0]
38	ADC_READ_NTC_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_NTC [11]	ADC_READ_NTC [10]	ADC_READ_NTC [9]	ADC_READ_NTC [8]
39	ADC_READ_DIE_TEMP_0	00	ADC_READ_DIE_TEMP [7]	ADC_READ_DIE_TEMP [6]	ADC_READ_DIE_TEMP [5]	ADC_READ_DIE_TEMP [4]	ADC_READ_DIE_TEMP [3]	ADC_READ_DIE_TEMP [2]	ADC_READ_DIE_TEMP [1]	ADC_READ_DIE_TEMP [0]
3A	ADC_READ_DIE_TEMP_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_DIE_TEMP [11]	ADC_READ_DIE_TEMP [10]	ADC_READ_DIE_TEMP [9]	ADC_READ_DIE_TEMP [8]
3B	ADC_READ_VIN_CURRENT_0	00	ADC_READ_VIN_CURRENT [7]	ADC_READ_VIN_CURRENT [6]	ADC_READ_VIN_CURRENT [5]	ADC_READ_VIN_CURRENT [4]	ADC_READ_VIN_CURRENT [3]	ADC_READ_VIN_CURRENT [2]	ADC_READ_VIN_CURRENT [1]	ADC_READ_VIN_CURRENT [0]
3C	ADC_READ_VIN_CURRENT_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_VIN_CURRENT [11]	ADC_READ_VIN_CURRENT [10]	ADC_READ_VIN_CURRENT [9]	ADC_READ_VIN_CURRENT [8]
3D	ADC_READ_I_VBAT_0	00	ADC_READ_I_VBAT [7]	ADC_READ_I_VBAT [6]	ADC_READ_I_VBAT [5]	ADC_READ_I_VBAT [4]	ADC_READ_I_VBAT [3]	ADC_READ_I_VBAT [2]	ADC_READ_I_VBAT [1]	ADC_READ_I_VBAT [0]
3E	ADC_READ_I_VBAT_1	00	Reserved	Reserved	Reserved	Reserved	ADC_READ_I_VBAT [11]	ADC_READ_I_VBAT [10]	ADC_READ_I_VBAT [9]	ADC_READ_I_VBAT [8]

9.2.1 DEVICE_ID

Table 11. DEVICE_ID: Device ID Register

Address (hex): 00		Reset Value (hex):		Register Reset Type: N/A
Bit	Name	Reset	Type	Description
7	DEVICE_REV [3]	–	R	Device Revision ID 0x0: A0 silicon 0x1: A1 silicon
6	DEVICE_REV [2]	–	R	
5	DEVICE_REV [1]	–	R	
4	DEVICE_REV [0]	–	R	
3	DEV_ID [3]	–	R	DEV_ID [3:0] of a 4-bit device ID 0x0: Customer A 0x1: Customer B Note: The customer names will not be disclosed on the data sheet.
2	DEV_ID [2]	–	R	
1	DEV_ID [1]	–	R	
0	DEV_ID [0]	–	R	

9.2.2 INT_DEVICE_0

Table 12. INT_DEVICE_0: Interrupt Register 0 for device operation

Address (hex): 01		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	VOUT_MAX_OV_INT	0b	R/C	1b: V _{VOUT_MAX_OV} threshold (typ 4.85 V) on VOUT pin detected in the function enabled
6	RCP_DETECTED_INT	0b	R/C	1b: A programmed RCP threshold detected over a programmed t _{RCP_DEGLITCH} (21 ms typ default) in the function enabled in 2:1 switching or forward 1:1 mode
5	VIN_UNPLUG_INT	0b	R/C	1b: A V _{VIN_UNPLUG} threshold (typ 1.5 V) detected in 2:1 switching or forward 1:1 mode

Table 12. INT_DEVICE_0: Interrupt Register 0 for device operation...continued

Address (hex): 01		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
4	VIN_OVP_INT	0b	R/C	1b: A programmed OVP threshold detected on VIN in 2:1 switching or forward 1:1 mode
3	VIN_OV_TRACKING_INT	0b	R/C	1b: A programmed OV_Tracking threshold detected in 2:1 switching or forward 1:1 mode
2	VIN_UV_TRACKING_INT	0b	R/C	1b: A programmed UV_Tracking threshold detected in 2:1 switching or forward 1:1 mode
1	VIN_NOT_VALID_INT	0b	R/C	1b: VIN is out of valid range, UV_Tracking \geq VIN over the deglitch time, $t_{VIN_UV_DEGLITCH}$ (21 ms typ default) or VIN \geq OV_Tracking or VIN \geq OVP over no deglitch time in 2:1 switching or forward 1:1 mode
0	VIN_VALID_INT	0b	R/C	1b: VIN comes into a valid range, UV_Tracking < VIN < OV_Tracking & OVP over the deglitch time, $t_{VIN_VALID_DEGLITCH}$ (21 ms typ default) in standby mode

9.2.3 INT_DEVICE_1

Table 13. INT_DEVICE_1: Interrupt Register 1 for device operation

Address (hex): 02		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/C	–
6	NTC_1_DETECTED_INT	0b	R/C	1b: A programmed NTC threshold in the control register of NTC_CNTL_1 detected over the debounce time, $t_{NTC_DEBOUNCE}$ (typ 1 ms)
5	NTC_0_DETECTED_INT	0b	R/C	1b: A programmed NTC threshold in the control register of NTC_CNTL_0 detected over the debounce time, $t_{NTC_DEBOUNCE}$ (typ 1 ms)
4	ADC_READ_DONE_INT	0b	R/C	1b: ADC read has been complete upon request
3	VIN_CURRENT_LIMITED_INT	0b	R/C	1b: A programmed VIN current limit detected in 2:1 switching or forward 1:1 mode
2	VIN_OCP_21_11_INT	0b	R/C	1b: VIN OCP event detected over a programmed deglitch time, $t_{VIN_OCP_DEGLITCH_21_11}$ (80 μ s default) in 2:1 switching or forward 1:1 mode
1	SINK_RCP_TIMEOUT_INT	0b	R/C	1b: A programmed timer for I_{SINK_RCP} has expired in 2:1 switching or forward 1:1 mode
0	SINK_RCP_ENABLED_INT	0b	R/C	1b: A programmed I_{SINK_RCP} enabled in 2:1 switching or forward 1:1 mode

9.2.4 INT_DEVICE_2

Table 14. INT_DEVICE_2: Interrupt Register 2 for device operation

Address (hex): 03		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/C	–
6	VIN_OCP_12_11_INT	0b	R/C	1b: A programmed OCP threshold detected over a programmed deglitch time, $t_{VIN_OCP_DEGLITCH_12_11}$ through VIN in 1:2 switching or reverse 1:1 mode
5	VFET_IN_OK_INT	0b	R/C	1b: VFET_IN OK threshold detected
4	THEM_REGULATION_EXIT_INT	0b	R/C	1b: Device exited thermal regulation
3	THEM_REGULATION_INT	0b	R/C	1b: A programmed thermal regulation threshold detected in 2:1 switching or forward 1:1 mode
2	THSD_EXIT_INT	0b	R/C	1b: The thermal shutdown condition has been released over the debounce time, t_{THEM_DEB} , 80 μ s typ
1	THSD_INT	0b	R/C	1b: A programmed thermal shutdown threshold detected (typ 80 μ s debounce time)
0	WATCHDOG_TIMER_OUT_INT	0b	R/C	1b: A programmed watchdog timer has expired

9.2.5 INT_DEVICE_3

Table 15. INT_DEVICE_3: Interrupt Register 3 for device operation

Address (hex): 03		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/C	–
6	STATUS_CHANGE_INT	0b	R/C	1b: Device's status change detected. For the details, refer to STATUS_CHANGE bits in status register
5	VFET_IN_OVP_EXIT_INT	0b	R/C	1b: A voltage on VFET_IN went below its falling threshold (OVP event released) in 2:1 switching or forward 1:1 mode
4	VFET_IN_OVP_INT	0b	R/C	1b: A programmed OVP threshold detected on VFET_IN in 2:1 switching or forward 1:1 mode
3	VIN_OCP_ALARM_12_11_EXIT_INT	0b	R/C	1b: VIN OCP alarm condition exited in 1:2 switching or reverse 1:1 mode
2	VIN_OCP_ALARM_12_11_INT	0b	R/C	1b: A programmed VIN OCP alarm threshold detected over the same deglitch time with $t_{VIN_OCP_DEGLITCH_12_11}$ in 1:2 switching or reverse 1:1 mode
1	VIN_OCP_ALARM_21_11_EXIT_INT	0b	R/C	1b: VIN OCP alarm condition exited in 2:1 switching or forward 1:1 mode
0	VIN_OCP_ALARM_21_11_INT	0b	R/C	1b: A programmed VIN OCP alarm threshold detected over the same deglitch time with $t_{VIN_OCP_DEGLITCH_21_11}$ in 2:1 switching or forward 1:1 mode

9.2.6 INT_CHARGING

Table 16. INT_CHARGING: Interrupt Register for Charging operation

Address (hex): 05		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/C	–
6	Reserved	0b	R/C	–
5	CHG_SAFETY_TIMER_INT	0b	R/C	1b: A programmed charger safety timer expired in 2:1 switching or forward 1:1 mode
4	VBAT_OVP_EXIT_INT	0b	R/C	1b: Exited battery OVP condition
3	VBAT_OVP_INT	0b	R/C	1b: Battery OVP threshold detected over a programmed deglitch time, $t_{VBAT_OVP_DEGLITCH}$ (1.2 m default) in 2:1 switching or forward 1:1 mode
2	VBAT_REG_LOOP_INT	0b	R/C	1b: Constant voltage loop with a programmed regulation voltage on BATP and BATN has been detected and is currently active in 2:1 switching or forward 1:1 mode
1	I_VBAT_CC_LOOP_INT	0b	R/C	1b: VBAT current loop with a programmed current limit has been detected and is currently active in 2:1 switching or forward 1:1 mode
0	I_VIN_CC_LOOP_INT	0b	R/C	1b: VIN input current loop with a programmed current limit has been detected and is currently active in 2:1 switching or forward 1:1 mode

9.2.7 INT_SC_0

Table 17. INT_SC_0: Interrupt Register 0 for Switched Capacitor (SC) operation

Address (hex): 06		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/C	–
6	PHASE_B_FAULT_INT	0b	R/C	1b: Malfunction on Phase B driver or Phase B CFLY short
5	PHASE_A_FAULT_INT	0b	R/C	1b: Malfunction on Phase A driver or Phase A CFLY short
4	PIN_SHORT_INT	0b	R/C	1b: Short condition detected on CFLY, SW, and VIN, OVP_OUT
3	STANDBY_EXIT_INT	0b	R/C	1b: Device has exited standby mode
2	STANDBY_ENTER_INT	0b	R/C	1b: Device entered standby mode from normal mode (2:1,1:2, forward 1:1 or reverse 1:1 mode)
1	SWITCHING_ENABLED_INT	0b	R/C	1b: 2:1 or 1:2 Switching mode has been activated
0	SC_OFF_INT	0b	R/C	1b: Switched Capacitor (SC) converter has been off from ON state

9.2.8 INT_SC_1

Table 18. INT_SC_1: Interrupt Register 1 for Switched Capacitor (SC) operations

Address (hex): 07		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/C	Write 0b
6	Reserved	0b	R/C	Write 0b
5	Reserved	0b	R/C	Write 0b
4	Reserved	0b	R/C	Write 0b
3	Reserved	0b	R/C	Write 0b
2	OVPOUT_ERRLO_INT	0b	R/C	1b: OVP_OUT is too low for the converter to start operation in 2:1 and forward 1:1 mode. For 2:1 mode, $V_{OVP_OUT} < [2 \times V_{OUT} \times (1-2\%)]$ For forward 1:1 mode, $V_{OVP_OUT} < [V_{OUT} \times (1-2\%)]$
1	11_ENABLED_INT	0b	R/C	1b: Forward or reverse 1:1 mode has been activated
0	REVERSE_SW_SS_OC_INT	0b	R/C	1b: Over-current condition detected during 1:2 or reverse 1:1 mode soft-start

Note: Any interrupt read is possible but interrupt clear is not possible in low power mode enabled.

9.2.9 INT_DEVICE_0_MASK

Table 19. INT_DEVICE_0_MASK: Interrupt Mask Register for INT_DEVICE_0 register

Address (hex): 08		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	VOUT_MAX_OV_MSK	0b	R/W	0b: Unmasked 1b: Masked (the corresponding interrupt bit is still set even though the bit is masked. If masked, nINT is not triggered for that masked interrupt event. When enabled, interrupt events trigger the nINT pin to be pulled low when the matching event in the corresponding register is set)
6	RCP_DETECTED_MSK	0b	R/W	
5	VIN_UNPLUG_MSK	0b	R/W	
4	VIN_OVP_MSK	0b	R/W	
3	VIN_OV_TRACKING_MSK	0b	R/W	
2	VIN_UV_TRACKING_MSK	0b	R/W	
1	VIN_NOT_VALID_MSK	0b	R/W	
0	VIN_VALID_MSK	0b	R/W	

9.2.10 INT_DEVICE_1_MASK

Table 20. INT_DEVICE_1_MASK: Interrupt Mask Register for INT_DEVICE_1 register

Address (hex): 09		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	0b: Unmasked 1b: Masked (the corresponding interrupt bit is still set even though the bit is masked. If masked, nINT is not triggered for that masked interrupt event. When enabled, interrupt events trigger the nINT pin to be pulled low when the matching event in the corresponding register is set)
6	NTC_1_DETECTED_MSK	0b	R/W	
5	NTC_0_DETECTED_MSK	0b	R/W	
4	ADC_READ_DONE_MSK	0b	R/W	
3	VIN_CURRENT_LIMITED_MSK	0b	R/W	
2	VIN_OCP_21_11_MSK	0b	R/W	
1	SINK_RCP_TIMEOUT_MSK	0b	R/W	
0	SINK_RCP_ENABLED_MSK	0b	R/W	

9.2.11 INT_DEVICE_2_MASK

Table 21. INT_DEVICE_2_MASK: Interrupt Mask Register for INT_DEVICE_2 register

Address (hex): 0A		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	0b: Unmasked 1b: Masked (the corresponding interrupt bit is still set even though the bit is masked. If masked, nINT is not triggered for that masked interrupt event. When enabled, interrupt events trigger the nINT pin to be pulled low when the matching event in the corresponding register is set)
6	VIN_OCP_12_11_MSK	0b	R/W	
5	VFET_IN_OK_MSK	0b	R/W	
4	THEM_REGULATION_EXIT_MSK	0b	R/W	
3	THEM_REGULATION_MSK	0b	R/W	
2	THSD_EXIT_MSK	0b	R/W	
1	THSD_MSK	0b	R/W	
0	WATCHDOG_TIMER_OUT_MSK	0b	R/W	

9.2.12 INT_DEVICE_3_MASK

Table 22. INT_DEVICE_3_MASK: Interrupt Mask Register for INT_DEVICE_3 register

Address (hex): 0B		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	0b: Unmasked 1b: Masked (the corresponding interrupt bit is still set even though the bit is masked. If masked, nINT is not triggered for that masked interrupt event. When enabled, interrupt events trigger the nINT pin to be pulled low when the matching event in the corresponding register is set)
6	STATUS_CHANGE_MSK	0b	R/W	
5	VFET_IN_OVP_EXIT_MSK	0b	R/W	
4	VFET_IN_OVP_MSK	0b	R/W	
3	VIN_OCP_ALARM_12_11_EXIT_MSK	0b	R/W	
2	VIN_OCP_ALARM_12_11_MSK	0b	R/W	
1	VIN_OCP_ALARM_21_11_EXIT_MSK	0b	R/W	
0	VIN_OCP_ALARM_21_11_MSK	0b	R/W	

9.2.13 INT_CHARGING_MASK

Table 23. INT_CHARGING_MASK: Interrupt Mask Register for INT_CHARGINT register

Address (hex): 0C		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	0b: Unmasked 1b: Masked (the corresponding interrupt bit is still set even though the bit is masked. If masked, nINT is not triggered for that masked interrupt event. When enabled, interrupt events trigger the nINT pin to be pulled low when the matching event in the corresponding register is set)
6	Reserved	0b	R/W	
5	CHG_SAFETY_TIMER_MSK	0b	R/W	
4	VBAT_OVP_EXIT_MSK	0b	R/W	
3	VBAT_OVP_MSK	0b	R/W	
2	VBAT_REG_LOOP_MSK	0b	R/W	
1	I_VBAT_CC_LOOP_MSK	0b	R/W	
0	I_VIN_CC_LOOP_MSK	0b	R/W	

9.2.14 INT_SC_0_MASK

Table 24. INT_SC_0_MASK: Interrupt Mask Register for INT_SC_0 register

Address (hex): 0D		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	0b: Unmasked 1b: Masked (the corresponding interrupt bit is still set even though the bit is masked. If masked, nINT is not triggered for that masked interrupt event. When enabled, interrupt events trigger the nINT pin to be pulled low when the matching event in the corresponding register is set)
6	Reserved	0b	R/W	
5	CHG_SAFETY_TIMER_MSK	0b	R/W	
4	VBAT_OVP_EXIT_MSK	0b	R/W	
3	VBAT_OVP_MSK	0b	R/W	
2	VBAT_REG_LOOP_MSK	0b	R/W	
1	I_VBAT_CC_LOOP_MSK	0b	R/W	
0	I_VIN_CC_LOOP_MSK	0b	R/W	

9.2.15 INT_SC_1_MASK

Table 25. INT_SC_1_MASK: Interrupt Mask Register for INT_SC_1 register

Address (hex): 0E		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	0b: Unmasked 1b: Masked (the corresponding interrupt bit is still set even though the bit is masked. If masked, nINT is not triggered for that masked interrupt event. When enabled, interrupt events trigger the nINT pin to be pulled low when the matching event in the corresponding register is set)
6	Reserved	0b	R/W	
5	Reserved	0b	R/W	
4	Reserved	0b	R/W	
3	Reserved	0b	R/W	
2	OVPOUT_ERRLO_MSK	0b	R/W	
1	11_ENABLED_MSK	0b	R/W	
0	REVERSE_SW_SS_OC_MSK	0b	R/W	

9.2.16 DEVICE_0_STS

Table 26. DEVICE_0_STATUS: Status register for INT_DEVICE_0 register

Address (hex): 0F		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	VOUT_MAX_OV	0b	R	0b: The condition has been released 1b: The device stays in the specified condition. For detailed condition, refer to the corresponding interrupt register
6	RCP_DETECTED	0b	R	
5	VIN_UNPLUG	0b	R	
4	VIN_OVP	0b	R	
3	VIN_OV_TRACKING	0b	R	
2	VIN_UV_TRACKING	0b	R	
1	VIN_NOT_VALID	0b	R	
0	VIN_VALID	0b	R	

9.2.17 DEVICE_1_STS

Table 27. DEVICE_1_STATUS: Status register for INT_DEVICE_1 register

Address (hex): 10		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	0b: The condition has been released 1b: The device stays in the specified condition. For detailed condition, refer to the corresponding interrupt register
6	NTC_1_DETECTED	0b	R	
5	NTC_0_DETECTED	0b	R	
4	ADC_READ_DONE	0b	R	
3	VIN_CURRENT_LIMITED	0b	R	
2	VIN_OCP_21_11	0b	R	
1	SINK_RCP_TIMEOUT	0b	R	
0	SINK_RCP_ENABLED	0b	R	

9.2.18 DEVICE_2_STS

Table 28. DEVICE_2_STATUS: Status register for INT_DEVICE_2 register

Address (hex): 11		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	0b: The condition has been released 1b: The device stays in the specified condition. For detailed condition, refer to the corresponding interrupt register
6	VIN_OCP_12_11	0b	R	
5	VFET_IN_OK	0b	R	
4	THEM_REGULATION_EXIT	0b	R	
3	THEM_REGULATION	0b	R	
2	THSD_EXIT	0b	R	
1	THSD	0b	R	
0	WATCHDOG_TIMER_OUT	0b	R	

9.2.19 DEVICE_3_STS

Table 29. DEVICE_3_STATUS: Status register for INT_DEVICE_3 register

Address (hex): 12		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	STATUS_CHANGE [1]	0b	R	Device's current status 00b: Device is now in shutdown state 01b: Device is now in standby state 10b: Device is now in 2:1 switching or forward 1:1 mode 11b: Device is now in 1:2 switching or reverse 1:1 mode
6	STATUS_CHANGE [0]	0b	R	
5	VFET_IN_OVP_EXIT	0b	R	0b: The condition has been released 1b: The device stays in the specified condition. For detailed condition, refer to the corresponding interrupt register
4	VFET_IN_OVP	0b	R	
3	VIN_OCP_ALARM_12_11_EXIT	0b	R	
2	VIN_OCP_ALARM_12_11	0b	R	
1	VIN_OCP_ALARM_21_11_EXIT	0b	R	
0	VIN_OCP_ALARM_21_11	0b	R	

9.2.20 CHARGING_STS

Table 30. CHARGER_STATUS: Status register for INT_CHARGING register

Address (hex): 13		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	0b: The condition has been released 1b: The device stays in the specified condition. For detailed condition, refer to the corresponding interrupt register
6	Reserved	0b	R	
5	CHG_SAFETY_TIMER	0b	R	
4	VBAT_OVP_EXIT	0b	R	
3	VBAT_OVP	0b	R	
2	VBAT_REG_LOOP	0b	R	
1	I_VBAT_CC_LOOP	0b	R	
0	I_VIN_CC_LOOP	0b	R	

9.2.21 SC_0_STS

Table 31. SC_0_STATUS: Status register for INT_SC_0 register

Address (hex): 14		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	0b: The condition has been released 1b: The device stays in the specified condition. For detailed condition, refer to the corresponding interrupt register
6	PHASE_B_FAULT	0b	R	
5	PHASE_A_FAULT	0b	R	
4	PIN_SHORT	0b	R	
3	STANDBY_EXIT	0b	R	
2	STANDBY_ENTER	0b	R	
1	SWITCHING_ENABLED	0b	R	
0	SC_OFF	0b	R	

9.2.22 SC_1_STS

Table 32. SC_1_STATUS: Status register 0 for INT_SC_1 register

Address (hex): 15		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	0b: The condition has been released 1b: The device stays in the specified condition. For detailed condition, refer to the corresponding interrupt register
6	Reserved	0b	R	
5	Reserved	0b	R	
4	Reserved	0b	R	
3	Reserved	0b	R	
2	OVPOUT_ERRLO	0b	R	
1	11_ENABLED	0b	R	
0	REVERSE_SW_SS_OC	0b	R	

9.2.23 DEVICE_CNTL_0

Table 33. DEVICE_CNTL_0: Device control register 0

Address (hex): 16		Reset Value (hex): 20		Register Reset Type: POR, RST
Bit	Name	Reset	Type	Description
7	STANDBY_BY_NTC_EN	0b	R/W	Enable/Disable putting device into standby mode when a programmed NTC threshold is triggered 0b: Disable (Not put into standby mode) 1b: Enable (Put into standby mode)
6	THERMAL_SHUTDOWN_CFG [1]	0b	R/W	Program a threshold of thermal shutdown 00b: 130 °C
5	THERMAL_SHUTDOWN_CFG [0]	1b	R/W	01b: 140 °C 10b-11b: 150 °C
4	WATCHDOG_TIMER_DOUBLE_EN	0b	R/W	Enable/Disable device entering standby mode in no I ² C transaction until the same subsequent programmed timer. It is effective in WATCHDOG_EN bit set to 1b. 0b: Disable (Device issues the corresponding bits and enters standby mode in a programmed watchdog timer) 1b: Enable (Device issues the corresponding bits in the firstly programmed timer and enters standby mode in the subsequent same time with no I ² C transaction)
3	WATCHDOG_CFG [1]	0b	R/W	Program a watchdog timer. It is effective in WATCHDOG_EN bit set to 1b.
2	WATCHDOG_CFG [0]	0b	R/W	00b: 4 s 01b: 8 s 10b: 16 s 11b: 32 s
1	WATCHDOG_EN	0b	R/W	Enable/Disable Watchdog timer function 0b: Disable 1b: Enable
0	SOFT_RESET	0b	RWSC	1b: Soft reset all the designated registers with the reset type of RST. This bit comes back to 0b after the action. This bit puts switching operation to standby mode. To enter switching mode, STANDBY_EN bit shall be toggled.

9.2.24 DEVICE_CNTL_1

Table 34. DEVICE_CNTL_1: Device control register 1

Address (hex): 17		Reset Value (hex): 08		Register Reset Type: POR, RST
Bit	Name	Reset	Type	Description
7	HALF_VIN_OVP_EN	0b	R/W	Make VIN_FIXED OVP threshold, VIN_OVP_CFG [1:0] a half value 0b: Disable 1b: Enable If SC_OPERATION_MODE[1:0]=10b or 11b (both 1:1 modes), this bit is auto set to 1b.
6	LOW_POWER_MODE_DISABLE	0b	R/W	Enable/Disable device low power mode. In normal operation modes (2:1, 1:2 and both 1:1) and standby state, this bit shall be set to 1b. This bit is only effective in shutdown mode. 0b: Enable low power mode (ADC read-out and interrupt clear disabled) 1b: Disable low power mode
5	VIN_OVP_CFG [1]	0b	R/W	Program a VIN Fixed OVP threshold from 10.5 V to 10.8 V in 100 mV steps.
4	VIN_OVP_CFG [0]	0b	R/W	This detection is only effective in VIN_FIXED_OVP_EN set to 1b. This value will be half in HALF_VIN_OVP_EN bit at 18h register is set to 1b. 00b: 10.5 V (5.25 V in HALF_VIN_OVP_EN=1b) 01b: 10.6 V (5.3 V in HALF_VIN_OVP_EN=1b) 10b: 10.7 V (5.35 V in HALF_VIN_OVP_EN=1b) 11b: 10.8 V (5.4 V in HALF_VIN_OVP_EN=1b)
3	VIN_FIXED_OVP_EN	1b	R/W	Enable/Disable VIN Fixed OVP function 0b: Disable 1b: Enable
2	THERMAL_REGULATION_CFG [1]	0b	R/W	Program a threshold of thermal regulation. This is only effective in THERMAL_REGULATION_EN bit set to 1b and 2:1 and forward 1:1 mode only.
1	THERMAL_REGULATION_CFG [0]	0b	R/W	00b: 90 °C 01b: 100 °C 10b: 110 °C 11b: 120 °C
0	THERMAL_REGULATION_EN	0b	R/W	Enable/Disable function of thermal regulation 0b: Disable 1b: Enable

9.2.25 DEVICE_CNTL_2

Table 35. DEVICE_CNTL_2: Device control register 2

Address (hex): 18		Reset Value (hex): 0C		Register Reset Type: POR, RST
Bit	Name	Reset	Type	Description
7	IBAT_SENSE_R_CFG	0b	R/W	Configure a location of external sense resistor for measuring a charge current into a battery. Before normal operation, this bit must be configured for proper system operation correctly. 0b: Bottom side (one end of the resistor is connected to system ground and the other end is connected to negative of battery) 1b: Top side (one end of the resistor is connected to positive of battery and the other end is connected to VOUT)
6	EN_CFG	0b	R/W	Configure EN pin polarity to enable device 0b: EN pin active high to enable device 1b: EN pin active low to enable device
5	VFET_IN_OVP_CFG [2]	0b	R/W	Program an OVP threshold on VFET_IN. This is effective in EXT_OVP_FUNCTION_EN set to 1b. This threshold is not affected even with HALF_VIN_OVP_EN=1b. 000b: 13 V 001b: 13.5 V 010b: 14 V 011b: 14.5 V 100b: 15 V 101b: 22 V 110b: 22.5 V 111b: 23 V
4	VFET_IN_OVP_CFG [1]	0b	R/W	
3	VFET_IN_OVP_CFG [0]	1b	R/W	
2	EXT_OVP_FUNCTION_EN	1b	R/W	Disable external OVP function (VFET_IN & OVP_GATE) 0b: Disable 1b: Enable
1	VIN_VALID_DEGLITCH [1]	0b	R/W	Program a deglitch time for valid VIN. This time does not apply to VFET_IN. 00b: 21 ms 01b: 8 ms 10b: 2 ms 11b: 1 ms
0	VIN_VALID_DEGLITCH [0]	0b	R/W	

9.2.26 DEVICE_CNTL_3

Table 36. DEVICE_CNTL_3: Device control register 3

Address (hex): 19		Reset Value (hex): 00		Register Reset Type: POR, RST
Bit	Name	Reset	Type	Description
7	SYNC_FUNCTION_EN	0b	R/W	Enable/Disable leader/follower function on NTC_SYNC pin 0b: Disable, NTC_SYNC pin functions as NTC pin. 1b: Enable, NTC_SYNC pin functions as SYNC pin.
6	SYNC_FOLLOWER_EN	0b	R/W	Program device role as follower. This bit is only effective in SYNC_FUNCTION_EN bit set to 1. 0b: Do role as leader (NTC_SYNC pin functions as SYNC clock transmitter) 1b: Do role as follower (NTC_SYNC pin functions as SYNC clock receiver)
5	FORCE_SHUTDOWN	0b	RWSC	1b: Force device to enter shutdown mode no matter VIN valid or not valid. This bit comes back to 0b after the action. This bit is only effective in standby mode. To exit shutdown mode, STANDBY_EN bit shall be toggled.
4	VIN_OCP_ALARM_CURRENT_12_11 [3]	0b	R/W	Program a VIN OCP alarm current in both 1:2 switching and reverse 1:1 mode from 400 mA to 1.9 A in 100 mA steps. This function is only effective in VIN_ALARM_OCP_12_11_EN bit set to 1b. 400 mA default
3	VIN_OCP_ALARM_CURRENT_12_11 [2]	0b	R/W	
2	VIN_OCP_ALARM_CURRENT_12_11 [1]	0b	R/W	
1	VIN_OCP_ALARM_CURRENT_12_11 [0]	0b	R/W	
0	VIN_ALARM_OCP_12_11_EN	0b	R/W	Enable/Disable VIN Alarm OCP in both 1:2 and reverse 1:1 operation 0b: Disable 1b: Enable

9.2.27 AUTO_RESTART_CNTL_0

Table 37. AUTO_RESTART_CNTL_0: Device auto restart register 0

Address (hex): 1A		Reset Value (hex): 75		Register Reset Type: POR, RST
Bit	Name	Reset	Type	Description
7	AUTO_RESTART_NTC_EN	0b	R/W	Enable/Disable device restart switching operation when NTC restart hysteresis is met in either rising or falling direction. 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation
6	AUTO_RESTART_FIXED_OV_EN	1b	R/W	Enable/Disable device restart switching operation when VFET_IN/VIN comes back into a valid range after the fixed OVP happened 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation
5	AUTO_RESTART_OV_TRACKING_EN	1b	R/W	Enable/Disable device restart switching operation when VIN comes back into a valid range over the debounce time after OV protection tracking happened. 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation
4	AUTO_RESTART_UV_TRACKING_EN	1b	R/W	Enable/Disable device restart switching operation when VIN comes back into a valid range over the debounce time after UV tracking protection happened 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation
3	AUTO_RESTART_THEM_EN	0b	R/W	Enable/Disable device restart switching operation from thermal shutdown when die temperature gets cool down by the hysteresis after thermal shutdown 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation
2	AUTO_RESTART_VBAT_OVP_EN	1b	R/W	Enable/Disable device restart switching operation when battery voltage OVP comparator comes back to a valid range after VBAT OVP happened 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation
1	AUTO_RESTART_VIN_OCP_21_11_EN	0b	R/W	Enable/Disable device restart 2:1 switching or forward 1:1 mode in $t_{VIN_OCP_HOLD_RESTART}$ after VIN OCP in 2:1 or forward 1:1 mode happened 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation
0	AUTO_RESTART_RCP_EN	1b	R/W	Enable/Disable device restart switching operation when VIN comes back to a valid range over the debounce time after the RCP happened 0b: Stays at standby mode. To restart switching operation, STANDBY_EN bit should be toggled. 1b: Automatic restart switching operation

9.2.28 RCP_CNTL

Table 38. RCP_CNTL: RCP control register

Address (hex): 1C		Reset Value (hex): 21		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	I_RCP_CURRENT_DEGLITCH [1]	0b	R/W	Program a deglitch time for RCP current threshold. It is effective in RCP_EN bit set to 1b. 00b: 21 ms 01b: 8 ms 10b: 2 ms 11b: 1 ms
6	I_RCP_CURRENT_DEGLITCH [0]	0b	R/W	
5	I_SINK_RCP_TIMER	1b	R/W	Program a timer for I _{SINK_RCP} . It is effective in RCP_EN bit set to 1b. 0b: 300 ms 1b: 500 ms
4	I_RCP_THRESHOLD [2]	0b	R/W	Program RCP detection threshold from 200 mA to 900 mA in 100 mA steps 000b: 200 mA 001b: 300 mA 010b: 400 mA 011b: 500 mA 100b: 600 mA 101b: 700 mA 110b: 800 mA 111b: 900 mA
3	I_RCP_THRESHOLD [1]	0b	R/W	
2	I_RCP_THRESHOLD [0]	0b	R/W	
1	I_SINK_RCP	0b	R/W	Program an I _{SINK_RCP} . It is effective in RCP_EN bit set to 1b. 0b: 45 mA 1b: 90 mA
0	RCP_EN	1b	R/W	Enable/Disable RCP function 0b: Disable 1b: Enable

9.2.29 CHARGING_CNTL_0

Table 39. CHARGING_CNTL_0: Charging control register 0

Address (hex): 1D		Reset Value (hex): 17		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	VIN_CURRENT_SLOPE	0b	R/W	Program a slope for $I_{VIN_CC_CURRENT}$ (VIN regulation current) per LSB 0b: 1 ms/LSB 1b: 2 ms/LSB
6	OCP_DEGLITCH_TIME_21_11	0b	R/W	Program a deglitch time of $t_{VIN_OCP_DEGLITCH_21_11}$ for VIN OCP in 2:1 switching or forward 1:1 mode 0b: 80 μ s 1b: 160 μ s
5	VIN_CURRENT_OCP_21_11	0b	R/W	Program an OCP threshold on the top of a programmed VIN regulation current. This is only effective in VIN_OCP_21_11_EN bit set to 1b. 0b: 700 mA 1b: 1000 mA
4	VIN_OCP_21_11_EN	1b	R/W	Enable/Disable VIN OCP function in 2:1 switching and forward 1:1 mode 0b: Disable 1b: Enable
3	CSP_CSN_MEASURE_EN	0b	R/W	Enable/Disable current measurement through CSP and CSN 0b: Disable 1b: Enable
2	VBAT_LOOP_EN	1b	R/W	Enable/Disable battery voltage regulation loop 0b: Disable 1b: Enable
1	I_VBAT_LOOP_EN	1b	R/W	Enable/Disable battery charge current regulation loop through CSP and CSN. This bit works with CSP_CSN_MEASURE_EN=1b to enable the loop regulation. 0b: Disable 1b: Enable
0	I_VIN_LOOP_EN	1b	R/W	Enable/Disable VIN Input current regulation loop 0b: Disable 1b: Enable

9.2.30 CHARGING_CNTL_1

Table 40. CHARGING_CNTL_1: Charging control register 1

Address (hex): 1E		Reset Value (hex): 64		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	VIN_REGULATION_CURRENT [7]	0b	R/W	Program a VIN regulation current from 500 mA to 6 A in 25 mA steps. A max current is clamped to 6 A. Any setting over 6 A is set to 6 A. 3 A default $I_{VIN_CC_CURRENT} (A) = [500 \text{ mA} + \text{DEC bit } [7:0] \times 25 \text{ mA}]$ e.g.: 3 A = 0.5 A + DEC 100 (binary 01100100) x 25 mA
6	VIN_REGULATION_CURRENT [6]	1b	R/W	
5	VIN_REGULATION_CURRENT [5]	1b	R/W	
4	VIN_REGULATION_CURRENT [4]	0b	R/W	
3	VIN_REGULATION_CURRENT [3]	0b	R/W	
2	VIN_REGULATION_CURRENT [2]	1b	R/W	
1	VIN_REGULATION_CURRENT [1]	0b	R/W	
0	VIN_REGULATION_CURRENT [0]	0b	R/W	

9.2.31 CHARGING_CNTL_2

Table 41. CHARGING_CNTL_2: Charging control register 2

Address (hex): 1F		Reset Value (hex): 7D		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	VBAT_REGULATION [7]	0b	R/W	Program a battery regulation voltage between BATP and BATN from 3.725 V to 5 V in 5 mV steps 4.35 V default $V_{VBAT_REG} (V) = [3.725 \text{ V} + \text{DEC bit } [7:0] \times 5 \text{ mV}]$ e.g.: 4.35 V = 3.725 V + DEC 125 (binary 01111101) x 5 mV
6	VBAT_REGULATION [6]	1b	R/W	
5	VBAT_REGULATION [5]	1b	R/W	
4	VBAT_REGULATION [4]	1b	R/W	
3	VBAT_REGULATION [3]	1b	R/W	
2	VBAT_REGULATION [2]	1b	R/W	
1	VBAT_REGULATION [1]	0b	R/W	
0	VBAT_REGULATION [0]	1b	R/W	

9.2.32 CHARGING_CNTL_3

Table 42. CHARGING_CNTL_3: Charging control register 3

Address (hex): 20		Reset Value (hex): 64		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	I_VBAT_REGULATION [7]	0b	R/W	Program a battery charge regulation current through CSP and CSN from 1 A to 10 A in 50 mA steps. Max current is clamped to 10 A. Any setting over 10 A is set to 10 A. This is only effective in I_VBAT_LOOP_EN set to 1b 6 A default $I_{VBAT_CC_CURRENT} (A) = [1A + DEC \text{ bit } [7:0] \times 50 \text{ mA}]$ e.g.: 6 A = 1 A + DEC 100 (binary 01100100) x 50 mA
6	I_VBAT_REGULATION [6]	1b	R/W	
5	I_VBAT_REGULATION [5]	1b	R/W	
4	I_VBAT_REGULATION [4]	0b	R/W	
3	I_VBAT_REGULATION [3]	0b	R/W	
2	I_VBAT_REGULATION [2]	1b	R/W	
1	I_VBAT_REGULATION [1]	0b	R/W	
0	I_VBAT_REGULATION [0]	0b	R/W	

9.2.33 CHARGING_CNTL_4

Table 43. CHARGING_CNTL_4: Charging control register 4

Address (hex): 21		Reset Value (hex): 03		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	IBAT_SENSE_R_SEL [1]	0b	R/W	Select the external sense resistor value for IBAT measurement. 00b: 1 mΩ 01b: 2 mΩ 1xb: 5 mΩ
6	IBAT_SENSE_R_SEL [0]	0b	R/W	
5	VIN_ALARM_OCP_21_11_EN	0b	R/W	Enable/Disable VIN Alarm OCP in 2:1 and forward 1:1 mode 0b: Disable 1b: Enable
4	CHARGER_SAFETY_TIMER [1]	0b	R/W	Program a fast safety timer. This is only effective in CHARGER_SAFETY_TIMER_EN bit set to 1b and 2:1 switching and forward 1:1 mode. 00b: 1 hour 01b: 1.5 hours 10b: 2 hours 11b: 2.5 hours If a programmed timer is expired, OVPFET turns off to protect over-charged battery
3	CHARGER_SAFETY_TIMER [0]	0b	R/W	
2	CHARGER_SAFETY_TIMER_EN	0b	R/W	Enable/Disable fast safety timer. It is AND gating with 2:1 switching and forward 1:1 mode 0b: Disable 1b: Enable

Table 43. CHARGING_CNTL_4: Charging control register 4...continued

Address (hex): 21		Reset Value (hex): 03		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
1	VBAT_OVP_DEGLITCH_TIME [1]	1b	R/W	Program a deglitch time for battery OVP
0	VBAT_OVP_DEGLITCH_TIME [0]	1b	R/W	00b: 4 μ s 01b: 300 μ s 10b: 600 μ s 11b: 1.2 ms

9.2.34 CHARGING_CNTL_5

Table 44. CHARGING_CNTL_5: Charging control register 5

Address (hex): 22		Reset Value (hex): 40		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	Write 0b
6	VBAT_OVP_EN	1b	R/W	Enable/Disable VBAT OVP function in 2:1 switching or forward 1:1 mode operation. 0b: Disable 1b: Enable
5	VIN_OCP_CURRENT_12_11 [3]	0b	R/W	Program a VIN OCP current through OVPFET (direction from OVP_OUT to VIN) in 1:2 switching and reverse 1:1 mode operation. It is from 500 mA to 2 A in 100 mA steps. This is only effective in VIN_OCP_12_11_EN set to 1b. 0.5 A default $I_{VIN_OCP_CURRENT_12_11} (A) = [500 \text{ mA} + \text{DEC bit } [3:0] \times 100 \text{ mA}]$ e.g.: 1.5 A = 0.5 A + DEC 10 (binary 1010) x 100 mA
4	VIN_OCP_CURRENT_12_11 [2]	0b	R/W	
3	VIN_OCP_CURRENT_12_11 [1]	0b	R/W	
2	VIN_OCP_CURRENT_12_11 [0]	0b	R/W	
1	OCP_DEGLITCH_TIME_12_11	0b	R/W	Program a deglitch time of $t_{VIN_OCP_DEGLITCH_12_11}$ for VIN OCP in 1:2 switching or reverse 1:1 mode operation 0b: 1.28 ms 1b: 10.24 ms
0	VIN_OCP_12_11_EN	0b	R/W	Enable/Disable VIN OCP function in 1:2 switching or reverse 1:1 mode operation 0b: Disable 1b: Enable

9.2.35 CHARGING_CNTL_6

Table 45. CHARGING_CNTL_6: Charging control register 6

Address (hex): 23		Reset Value (hex): 6C		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	VIN_OCP_ALARM_CURRENT [7]	0b	R/W	Program a VIN OCP alarm current in 2:1 switching and forward 1:1 mode from 500 mA to 6.5 A in 25 mA steps. Max current clamped to 6.5 A. Any setting over 6.5 A is set to 6.5 A. This function is only effective in VIN_ALARM_OCP_21_11_EN bit set to 1b. 3.2 A default $I_{VIN_OCP_ALARM_CURRENT} (A) = [500 \text{ mA} + \text{DEC bit } [7:0] \times 25 \text{ mA}]$ e.g.: 3.2 A = 0.5 A + DEC 108 (binary 01101100) x 25 mA
6	VIN_OCP_ALARM_CURRENT [6]	1b	R/W	
5	VIN_OCP_ALARM_CURRENT [5]	1b	R/W	
4	VIN_OCP_ALARM_CURRENT [4]	0b	R/W	
3	VIN_OCP_ALARM_CURRENT [3]	1b	R/W	
2	VIN_OCP_ALARM_CURRENT [2]	1b	R/W	
1	VIN_OCP_ALARM_CURRENT [1]	0b	R/W	
0	VIN_OCP_ALARM_CURRENT [0]	0b	R/W	

9.2.36 NTC_0_CNTL

Table 46. NTC_0_CNTL: NTC 0 control register

Address (hex): 24		Reset Value (hex): 94		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	NTC_0_TRIGGER_VOLTAGE [6]	1b	R/W	Program a voltage on NTC 0 from 0 V to 1.5 V in 15 mV steps. It is for cool or cold threshold. This function is only effective in NTC_EN set to 1b. 1.11 V default $V_{NTC_0_THEM} (mV) = \text{DEC bit } [6:0] \times 15 \text{ mV}$ e.g.: 1.11 V = DEC 74 (binary 1001010) x 15 mV
6	NTC_0_TRIGGER_VOLTAGE [5]	0b	R/W	
5	NTC_0_TRIGGER_VOLTAGE [4]	0b	R/W	
4	NTC_0_TRIGGER_VOLTAGE [3]	1b	R/W	
3	NTC_0_TRIGGER_VOLTAGE [2]	0b	R/W	
2	NTC_0_TRIGGER_VOLTAGE [1]	1b	R/W	
1	NTC_0_TRIGGER_VOLTAGE [0]	0b	R/W	
0	NTC_EN	0b	R/W	Enable/Disable function of NTC 0&1 measurement for both thresholds 0b: Disable 1b: Enable

9.2.37 NTC_1_CNTL

Table 47. NTC_1_CNTL: NTC 1 control register

Address (hex): 25		Reset Value (hex): 21		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	Write 0b
6	NTC_1_TRIGGER_VOLTAGE [6]	0b	R/W	Program a voltage on NTC 1 from 0 V to 1.5 V in 15 mV steps. It is for warm or hot threshold This function is only effective in NTC_EN set to 1b. 0.495 V default $V_{\text{NTC}_1_{\text{THEM}}} \text{ (mV)} = \text{DEC bit [6:0]} \times 15 \text{ mV}$ e.g.: 0.495 V = DEC 33 (binary 0100001) x 15 mV
5	NTC_1_TRIGGER_VOLTAGE [5]	1b	R/W	
4	NTC_1_TRIGGER_VOLTAGE [4]	0b	R/W	
3	NTC_1_TRIGGER_VOLTAGE [3]	0b	R/W	
2	NTC_1_TRIGGER_VOLTAGE [2]	0b	R/W	
1	NTC_1_TRIGGER_VOLTAGE [1]	0b	R/W	
0	NTC_1_TRIGGER_VOLTAGE [0]	1b	R/W	

9.2.38 SC_CNTL_0

Table 48. SC_CNTL_0: Switched capacitor converter control register 0

Address (hex): 26		Reset Value (hex): 10		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	Write 0b
6	Reserved	0b	R/W	Write 0b
5	Reserved	0b	R/W	Write 0b
4	FSW_CFG [4]	1b	R/W	Program a switching frequency of SC converter from 200 kHz to 1.75 MHz in 50 kHz steps. 1.0 MHz default $\text{frequency (kHz)} = 200 \text{ kHz} + \text{DEC bit [4:0]} \times 50 \text{ kHz}$ e.g.: 1.0 MHz = 0.2 MHz + DEC 16 (binary 10000) x 50 kHz
3	FSW_CFG [3]	0b	R/W	
2	FSW_CFG [2]	0b	R/W	
1	FSW_CFG [1]	0b	R/W	
0	FSW_CFG [0]	0b	R/W	

9.2.39 SC_CNTL_1

Table 49. SC_CNTL_1: Switched capacitor converter control register 1

Address (hex): 27		Reset Value (hex): 01		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	Write 0b
6	Reserved	0b	R/W	Write 0b
5	VIN_UV_TRACKING_DEGLITCH [1]	0b	R/W	Program a deglitch time for VIN UV Tracking
4	VIN_UV_TRACKING_DEGLITCH [0]	0b	R/W	00b: 21 ms 01b: 8 ms 10b: 2 ms 11b: 1 ms
3	UV_TRACKING_HYSTERESIS	0b	R/W	Program a hysteresis for UV_TRACKING function, as percentage (%) of VIN UV Tracking threshold. 0b: 2.5 % 1b: 6.25 %
2	UV_TRACK_DELTA [1]	0b	R/W	Program an absolute voltage difference for Under Voltage (UV) tracking threshold in 2:1 and forward 1:1.
1	UV_TRACK_DELTA [0]	0b	R/W	VIN as UV tracking threshold with this ΔV is calculated by the formula below for 2:1 switching mode. $VIN \leq [2 \times (VOUT - \Delta V)]$ For forward 1:1 mode, the formula is $VIN \leq [VOUT - \Delta V]$ 00b: 0 01b: 200 mV 10b: 400 mV 11b: 600 mV
0	UV_TRACKING_EN	1b	R/W	Enable/Disable UV Tracking function. It is effective in 2:1 and forward 1:1 mode only. 0b: Disable 1b: Enable

9.2.40 SC_CNTL_2

Table 50. SC_CNTL_2: Switched capacitor converter control register 2

Address (hex): 28		Reset Value (hex): 11		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	Write 0b
6	Reserved	0b	R/W	Write 0b
5	Reserved	0b	R/W	Write 0b
4	VOUT_MAX_OV_EN	1b	R/W	Enable/Disable switching off when VOUT reaches $V_{VOUT_MAX_OV}$ (4.85 V typ) in 2:1,1:2 switching or both 1:1 modes 0b: Disable 1b: Enable

Table 50. SC_CNTL_2: Switched capacitor converter control register 2...continued

Address (hex): 28		Reset Value (hex): 11		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
3	OV_TRACK_DELTA [1]	0b	R/W	Program an absolute voltage difference for Over Voltage (UV) tracking threshold for 2:1 and forward 1:1. VIN as OV tracking threshold with this ΔV is calculated by the formula below for 2:1 switching mode. $VIN \geq [2 \times (VOUT + \Delta V)]$ For forward 1:1 mode, the formula is $VIN \geq [VOUT + \Delta V]$ 00b: 200 mV 01b: 400 mV 10b: 600 mV 11b: 800 mV
2	OV_TRACK_DELTA [0]	0b	R/W	
1	OV_TRACKING_HYSTERESIS	0b	R/W	Program a hysteresis for OV_TRACKING function, as percentage (%) of VIN OV Tracking threshold. 0b: 3.75 % 1b: 6.25 %
0	OV_TRACKING_EN	1b	R/W	Enable/Disable OV Tracking function. It is effective in 2:1 and forward 1:1 mode only. 0b: Disable 1b: Enable

9.2.41 SC_CNTL_3

Table 51. SC_CNTL_3: Switched capacitor converter control register 3

Address (hex): 29		Reset Value (hex): 83		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	STANDBY_EN	1b	R/W	Enter standby mode 0b: Do not force standby mode 1b: Force standby mode
6	SC_OPERATION_MODE [1]	0b	R/W	Configure an appropriate operation mode on SC converter 00b: 2:1 Switching Mode 01b: 1:2 Switching Mode 10b: Forward 1:1 mode in direction from VIN to VOUT. In the forward 1:1 mode SW4 and SW4 turn on in both phases while controlling OVPFET. 11b: Reverse 1:1 mode in direction from VOUT to VIN. In the reverse 1:1 mode OVPFET, SW4 and SW3 are fully on.
5	SC_OPERATION_MODE [0]	0b	R/W	
4	PRECHARGE_CFLY_TIME_OUT [1]	0b	R/W	Program a timeout for CFLY pre-charge 00b: 10 ms 01b: 20 ms 10b: 30 ms 11b: 40 ms
3	PRECHARGE_CFLY_TIME_OUT [0]	0b	R/W	

Table 51. SC_CNTL_3: Switched capacitor converter control register 3...continued

Address (hex): 29		Reset Value (hex): 83		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
2	PRECHARGE_CFLY_I [2]	0b	R/W	Program a CFLY pre-charge current per phase 000b: 50 mA 001b: 100 mA 010b: 150 mA 011b: 200 mA 100b: 250 mA 101b-111b: 300 mA
1	PRECHARGE_CFLY_I [1]	1b	R/W	
0	PRECHARGE_CFLY_I [0]	1b	R/W	

9.2.42 ADC_CNTL

Table 52. ADC_CNTL: ADC control register

Address (hex): 2A		Reset Value (hex): 06		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	ADC_IN_SHUTDOWN_STATE	0b	R/W	Configure ADC mode in shutdown state 0b: ADC stays at shutdown mode when device enters shutdown state 1b: ADC stays at hibernation mode. In this mode, read of ADC follows the bit 3 & 4
6	ADC_MODE_CFG [1]	0b	R/W	Configure ADC operation mode 00b: Auto mode Normal mode in both Standby and switching state. Follow ADC_IN_SHUTDOWN_STATE bit in shutdown state 01b: Force shutdown mode 10b: Force hibernation mode 11b: Force normal mode
5	ADC_MODE_CFG [0]	0b	R/W	
4	ADC_HIBERNATE_READ_INTERVAL [1]	0b	R/W	Program an ADC sampling interval time in Hibernate mode 00b: 500 ms 01b: 1000 ms 10b: 2000 ms 11b: 4000 ms
3	ADC_HIBERNATE_READ_INTERVAL [0]	0b	R/W	
2	ADC_AVERAGE_TIMES [1]	1b	R/W	Select the number of data measurements that are averaged for each ADC result 00b: average with 2 sample data 01b: average with 4 sample data 10b: average with 8 sample data 11b: average with 16 sample data
1	ADC_AVERAGE_TIMES [0]	1b	R/W	
0	ADC_EN	0b	R/W	Enable/Disable ADC function. All ADC related functions are only effective in ADC_EN bit set to 1b. 0b: Disable 1b: Enable

9.2.43 ADC_EN_CNTL_0

Table 53. ADC_EN_CNTL_0: ADC enable control register 0

Address (hex): 2B		Reset Value (hex): 00		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	ADC_READ_I_VBAT_CURRENT_EN	0b	R/W	Enable/Disable ADC read on current through CSP and CSN. This bit works with CSP_CSN_MEASURE_EN=1b to read a current value out. 0b: Disable (Do not read) 1b: Enable (Read for conversion)
6	ADC_READ_VIN_CURRENT_EN	0b	R/W	Enable/Disable ADC read on current through OVPFET in 2:1, both 1:1 and 1:2 operation 0b: Disable (Do not read) 1b: Enable (Read for conversion)
5	ADC_READ_DIE_TEMP_EN	0b	R/W	Enable/Disable ADC read on die temperature 0b: Disable (Do not read) 1b: Enable (Read for conversion)
4	ADC_READ_NTC_EN	0b	R/W	Enable/Disable ADC read on NTC 0b: Disable (Do not read) 1b: Enable (Read for conversion)
3	ADC_READ_VOUT_EN	0b	R/W	Enable/Disable ADC read on VOUT 0b: Disable (Do not read) 1b: Enable (Read for conversion)
2	ADC_READ_BATP_BATN_EN	0b	R/W	Enable/Disable ADC read on between BATP and BATN 0b: Disable (Do not read) 1b: Enable (Read for conversion)
1	ADC_READ_OVP_OUT_EN	0b	R/W	Enable/Disable ADC read on OVP_OUT 0b: Disable (Do not read) 1b: Enable (Read for conversion)
0	ADC_READ_VIN_EN	0b	R/W	Enable/Disable ADC read on VIN 0b: Disable (Do not read) 1b: Enable (Read for conversion)

9.2.44 ADC_EN_CNTL_1

Table 54. ADC_EN_CNTL_1: ADC enable control register 1

Address (hex): 2C		Reset Value (hex): 00		Register Reset Type: POR, RST, WTD
Bit	Name	Reset	Type	Description
7	Reserved	0b	R/W	Write 0
6	Reserved	0b	R/W	Write 0
5	Reserved	0b	R/W	Write 0
4	Reserved	0b	R/W	Write 0
3	Reserved	0b	R/W	Write 0
2	Reserved	0b	R/W	Write 0
1	Reserved	0b	R/W	Write 0
0	ADC_READ_VFET_IN_EN	0b	R/W	Enable/Disable ADC read on VFET_IN 0b: Disable (Do not read) 1b: Enable (Read for conversion)

9.2.45 ADC_READ_VIN_0

Table 55. ADC_READ_VIN_0: ADC VIN read register 0

Address (hex): 2D		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_VIN [7]	0b	R	[7:0] of 12-bit ADC read value on VIN voltage. The value in this field is from 0 V to 15.36 V in 1 LSB = 4 mV. Value (mV) = DEC [11:0] * 4 mV ADC read should be low-byte (bit 7:0) first and then high-byte (bit 11:8).
6	ADC_READ_VIN [6]	0b	R	
5	ADC_READ_VIN [5]	0b	R	
4	ADC_READ_VIN [4]	0b	R	
3	ADC_READ_VIN [3]	0b	R	
2	ADC_READ_VIN [2]	0b	R	
1	ADC_READ_VIN [1]	0b	R	
0	ADC_READ_VIN [0]	0b	R	

9.2.46 ADC_READ_VIN_1

Table 56. ADC_READ_VIN_1: ADC VIN read register 1

Address (hex): 2E		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_VIN [11]	0b	R	[11:8] of 12-bit ADC read value on VIN voltage
2	ADC_READ_VIN [10]	0b	R	
1	ADC_READ_VIN [9]	0b	R	
0	ADC_READ_VIN [8]	0b	R	

9.2.47 ADC_READ_VFET_IN_0

Table 57. ADC_READ_VFET_IN_0: ADC VFET_IN read register 0

Address (hex): 2F		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_VFET_IN [7]	0b	R	[7:0] of 12-bit ADC read value on VFET_IN voltage. The value in this field is from 0 V to 20 V in 1 LSB = 5.25 mV. Value (mV) = DEC [11:0] * 5.25 mV Max voltage is clamped to 20 V ADC read should be low-byte (bit 7:0) first and then high-byte (bit 11:8).
6	ADC_READ_VFET_IN [6]	0b	R	
5	ADC_READ_VFET_IN [5]	0b	R	
4	ADC_READ_VFET_IN [4]	0b	R	
3	ADC_READ_VFET_IN [3]	0b	R	
2	ADC_READ_VFET_IN [2]	0b	R	
1	ADC_READ_VFET_IN [1]	0b	R	
0	ADC_READ_VFET_IN [0]	0b	R	

9.2.48 ADC_READ_VFET_IN_1

Table 58. ADC_READ_VFET_IN_1: ADC VFET_IN read register 1

Address (hex): 30		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_VFET_IN [11]	0b	R	[11:8] of 12-bit ADC read value on VFET_IN voltage
2	ADC_READ_VFET_IN [10]	0b	R	
1	ADC_READ_VFET_IN [9]	0b	R	
0	ADC_READ_VFET_IN [8]	0b	R	

9.2.49 ADC_READ_OVP_OUT_0

Table 59. ADC_READ_OVP_OUT_0: ADC OVP_OUT read register 0

Address (hex): 31		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_OVP_OUT [7]	0b	R	[7:0] of 12-bit ADC read value on OVP_OUT voltage. The value in this field is from 0 V to 15.36 V in 1 LSB = 4 mV. Value (mV) = DEC [11:0] * 4 mV ADC read should be low-byte (bit 7:0) first and then high-byte (bit 11:8).
6	ADC_READ_OVP_OUT [6]	0b	R	
5	ADC_READ_OVP_OUT [5]	0b	R	
4	ADC_READ_OVP_OUT [4]	0b	R	
3	ADC_READ_OVP_OUT [3]	0b	R	
2	ADC_READ_OVP_OUT [2]	0b	R	
1	ADC_READ_OVP_OUT [1]	0b	R	
0	ADC_READ_OVP_OUT [0]	0b	R	

9.2.50 ADC_READ_OVP_OUT_1

Table 60. ADC_READ_OVP_OUT_1: ADC OVP_OUT read register 1

Address (hex): 32		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_OVP_OUT [11]	0b	R	[11:8] of 12-bit ADC read value on OVP_OUT voltage
2	ADC_READ_OVP_OUT [10]	0b	R	
1	ADC_READ_OVP_OUT [9]	0b	R	
0	ADC_READ_OVP_OUT [8]	0b	R	

9.2.51 ADC_READ_BATP_BATN_0

Table 61. ADC_READ_BATP_BATN_0: ADC BATP_BATN read register 0

Address (hex): 33		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_BATP_BATN [7]	0b	R	[7:0] of 12-bit ADC read value on BATP and BATN voltage. The value in this field is from 0 V to 5 V in 1 LSB = 2 mV. Value (mV) = DEC [11:0] * 2 mV Max voltage is clamped to 5 V ADC read should be low-byte (bit 7:0) first and then high-byte (bit 11:8).
6	ADC_READ_BATP_BATN [6]	0b	R	
5	ADC_READ_BATP_BATN [5]	0b	R	
4	ADC_READ_BATP_BATN [4]	0b	R	
3	ADC_READ_BATP_BATN [3]	0b	R	
2	ADC_READ_BATP_BATN [2]	0b	R	
1	ADC_READ_BATP_BATN [1]	0b	R	
0	ADC_READ_BATP_BATN [0]	0b	R	

9.2.52 ADC_READ_BATP_BATN_1

Table 62. ADC_READ_BATP_BATN_1: ADC BATP_BATN read register 1

Address (hex): 34		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_BATP_BATN [11]	0b	R	[11:8] of 12-bit ADC read value on BATP & BATN voltage
2	ADC_READ_BATP_BATN [10]	0b	R	
1	ADC_READ_BATP_BATN [9]	0b	R	
0	ADC_READ_BATP_BATN [8]	0b	R	

9.2.53 ADC_READ_VOUT_0

Table 63. ADC_READ_VOUT_0: ADC VOUT read register 0

Address (hex): 35		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_VOUT [7]	0b	R	[7:0] of 12-bit ADC read value on VOUT voltage. The value in this field is from 0 V to 5 V in 1 LSB = 2 mV. Value (mV) = DEC [11:0] * 2 mV Max voltage is clamped to 5 V ADC read should be low-byte (bit 7:0) first and then high-byte (bit 11:8).
6	ADC_READ_VOUT [6]	0b	R	
5	ADC_READ_VOUT [5]	0b	R	
4	ADC_READ_VOUT [4]	0b	R	
3	ADC_READ_VOUT [3]	0b	R	
2	ADC_READ_VOUT [2]	0b	R	
1	ADC_READ_VOUT [1]	0b	R	
0	ADC_READ_VOUT [0]	0b	R	

9.2.54 ADC_READ_VOUT_1

Table 64. ADC_READ_VOUT_1: ADC VOUT read register 1

Address (hex): 36		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_VOUT [11]	0b	R	[11:8] of 12-bit ADC read value on VOUT voltage.
2	ADC_READ_VOUT [10]	0b	R	
1	ADC_READ_VOUT [9]	0b	R	
0	ADC_READ_VOUT [8]	0b	R	

9.2.55 ADC_READ_NTC_0

Table 65. ADC_READ_NTC_0: ADC NTC read register 0

Address (hex): 37		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_NTC [7]	0b	R	[7:0] of 12-bit ADC read value on NTC voltage. The value in this field is from 0 V to 1.5 V in 1 LSB = 1 mV. Value (mV) = DEC [11:0] * 1 mV Max voltage is clamped to 1.5 V ADC read should be low-byte (bit 7:0) first and then high-byte (bit 11:8).
6	ADC_READ_NTC [6]	0b	R	
5	ADC_READ_NTC [5]	0b	R	
4	ADC_READ_NTC [4]	0b	R	
3	ADC_READ_NTC [3]	0b	R	
2	ADC_READ_NTC [2]	0b	R	
1	ADC_READ_NTC [1]	0b	R	
0	ADC_READ_NTC [0]	0b	R	

9.2.56 ADC_READ_NTC_1

Table 66. ADC_READ_NTC_1: ADC NTC read register 1

Address (hex): 38		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_NTC [11]	0b	R	[11:8] of 12-bit ADC read value on NTC voltage.
2	ADC_READ_NTC [10]	0b	R	
1	ADC_READ_NTC [9]	0b	R	
0	ADC_READ_NTC [8]	0b	R	

9.2.57 ADC_READ_DIE_TEMP_0

Table 67. ADC_READ_DIE_TEMP_0: ADC Die temperature read register 0

Address (hex): 39		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_DIE_TEMP [7]	0b	R	[7:0] of 12-bit ADC read value on die temperature. The value in this field is from 0°C to 150°C in 1 LSB = 0.5°C. Value (°C) = DEC [11:0] * 0.5°Cmax temperature is clamped to 150°C
6	ADC_READ_DIE_TEMP [6]	0b	R	
5	ADC_READ_DIE_TEMP [5]	0b	R	
4	ADC_READ_DIE_TEMP [4]	0b	R	
3	ADC_READ_DIE_TEMP [3]	0b	R	
2	ADC_READ_DIE_TEMP [2]	0b	R	
1	ADC_READ_DIE_TEMP [1]	0b	R	
0	ADC_READ_DIE_TEMP [0]	0b	R	

9.2.58 ADC_READ_DIE_TEMP_1

Table 68. ADC_READ_DIE_TEMP_1: ADC Die temperature read register 1

Address (hex): 3A		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_DIE_TEMP [11]	0b	R	[11:8] of 12-bit ADC read value on die temperature.
2	ADC_READ_DIE_TEMP [10]	0b	R	
1	ADC_READ_DIE_TEMP [9]	0b	R	
0	ADC_READ_DIE_TEMP [8]	0b	R	

9.2.59 ADC_READ_VIN_CURRENT_0

Table 69. ADC_READ_VIN_CURRENT_0: ADC VIN current read register 0

Address (hex): 3B		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_VIN_CURRENT [7]	0b	R	[7:0] of 12-bit ADC read value on VIN current through OVPFET. This read is effective in bi-direction (in 2:1, both 1:1 and 1:2 operation) The value in this field is from 0 mA to 6.5 A in 1 LSB = 2 mA. Value (mA) = DEC [11:0] * 2 mA, max current is clamped to 6.5 A
6	ADC_READ_VIN_CURRENT [6]	0b	R	
5	ADC_READ_VIN_CURRENT [5]	0b	R	
4	ADC_READ_VIN_CURRENT [4]	0b	R	
3	ADC_READ_VIN_CURRENT [3]	0b	R	
2	ADC_READ_VIN_CURRENT [2]	0b	R	
1	ADC_READ_VIN_CURRENT [1]	0b	R	
0	ADC_READ_VIN_CURRENT [0]	0b	R	

9.2.60 ADC_READ_VIN_CURRENT_1

Table 70. ADC_READ_VIN_CURRENT_1: ADC VIN current read register 1

Address (hex): 3C		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_VIN_CURRENT [3]	0b	R	[11:8] of 12-bit ADC read value on VIN current through OVPFET.
2	ADC_READ_VIN_CURRENT [2]	0b	R	
1	ADC_READ_VIN_CURRENT [1]	0b	R	
0	ADC_READ_VIN_CURRENT [0]	0b	R	

9.2.61 ADC_READ_I_VBAT_CURRENT_0

Table 71. ADC_READ_I_VBAT_CURRENT_0: ADC I_VBAT charge current read register 0

Address (hex): 3D		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	ADC_READ_I_VBAT_CURRENT [7]	0b	R	[7:0] of 12-bit ADC read value on a current through CSP and CSN. The value in this field is from 0 mA to 10 A in 1 LSB = 5 mA. Value (mA) = DEC [11:0] * mA, max charge is clamped to 10 A
6	ADC_READ_I_VBAT_CURRENT [6]	0b	R	
5	ADC_READ_I_VBAT_CURRENT [5]	0b	R	
4	ADC_READ_I_VBAT_CURRENT [4]	0b	R	
3	ADC_READ_I_VBAT_CURRENT [3]	0b	R	
2	ADC_READ_I_VBAT_CURRENT [2]	0b	R	
1	ADC_READ_I_VBAT_CURRENT [1]	0b	R	
0	ADC_READ_I_VBAT_CURRENT [0]	0b	R	

9.2.62 ADC_READ_I_VBAT_CURRENT_1

Table 72. ADC_READ_I_VBAT_CURRENT_1: ADC I_VBAT charge current read register 1

Address (hex): 3E		Reset Value (hex): 00		Register Reset Type: POR
Bit	Name	Reset	Type	Description
7	Reserved	0b	R	–
6	Reserved	0b	R	–
5	Reserved	0b	R	–
4	Reserved	0b	R	–
3	ADC_READ_I_VBAT_CURRENT [11]	0b	R	[11:8] of 12-bit ADC read value a current through CSP and CSN
2	ADC_READ_I_VBAT_CURRENT [10]	0b	R	
1	ADC_READ_I_VBAT_CURRENT [9]	0b	R	
0	ADC_READ_I_VBAT_CURRENT [8]	0b	R	

10 Absolute Maximum Rating (AMR)

Table 73. Absolute Maximum Ratings

Pins ^[1]	Explanation	Conditions	Min	Max	Unit
VIN	-	In Ext OVP disabled, Pre-biased with VOUT voltage at OVP_OUT when VIN > 16 V and VOUT ≥ VOUT_MIN_OK.	-0.3	20	V
		Pre-bias disabled	-0.3	16.5	V
VOUT	-	Pre-biased with 0.9 V typical at CP1A/B when VIN float and VOUT ≥ VOUT_MIN_OK.	-0.3	7	V
		Pre-bias disabled	-0.3	6	V
VFET_IN	-	-	-0.3	28	V
OVP_GATE	-	-	-0.3	30	V
OVP_OUT	-	OVP_OUT - VOUT	-0.3	6	V
BATP, BATN, CSP, CSN	-	-	-0.3	6	V
AVDD	-	-	-0.3	2	V
BST_A/B – CP1A/B	-	-	-0.3	6	V
OVP_OUT to CP1A/B	-	SW4_A/B stay off	-0.3	6	V
CP1A/B to VOUT	-	SW3_A/B stay off	-0.3	6	V
VOUT to CP1A/B_BOT	-	SW2_A/B stay off	-0.3	6	V
CP1A/B_BOT	-	SW1_A/B stay off	-0.3	6	V
CSP – CSN	Differential voltage	-	-0.5	0.5	V
EN, nINT, SDA, SCL, ADDRESS, NTC_SYNC	-	-	-0.3	6	V
I_VOUT	Continuous VOUT DC current	-	10	-	A
PGND	-	-	-0.3	0.3	V
T _J (MAX)	Maximum Junction temperature	-	-40	125	°C
All pins ESD	All pins	HBM ANSI/ESDA/JEDEC JS-001	-2	+2	kV
		CDM ANSI/ESDA/JEDEC JS-002	-500	500	V

[1] All pins are with respect to GND.

11 Thermal characteristics

Table 74. Thermal characteristics ratings

Symbols	Parameter	Conditions	Typ	Unit
$R_{th(j-a)}$	Thermal resistance from junction to ambient	[1] [2]	35.5	°C/W

[1] Determined in accordance to JEDEC JESD41-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment. The thermal resistance value was measured on the 4-layer application board.

[2] Thermal test board meets JEDEC specification for this package (JESD51-9).

12 Recommended operating conditions

Table 75. Recommended operating conditions

Symbols	Parameter	Conditions	Min	Max	Unit
V_{VIN}	Input Operation voltage	In 2:1 switching mode	5	10.2 ^[1]	V
		In forward 1:1 mode	3	5 ^[1]	V
V_{FET_IN}	–	–	–	22 ^[2]	V
V_{VOUT}	Switched capacitor converter output	In VOUT MAX OV enabled	2.7	4.7	V
BATTERY SENSING	BATP & BATN, CSP & CSN	–	2.7	4.7	V
V_{LOGIC}	Logic input voltage	Pullup voltage on EN, nINT, SCL and SDA, ADDRESS pins	1.6	3.3	V
NTC	Pullup voltage	–	–	V_{AVDD} ^[3]	V
NTC B-constant	Thermal Beta	–	3380	4250	β
C_{VIN}	Input capacitor on VIN	No derating considered	4.7	–	μF
C_{VIN_EFF}	Effective capacitance on C_{VIN}	Derating considered at max 10 V	1.2	–	μF
C_{OVP_OUT}	Output capacitor on OVP_OUT	No derating considered	10	44	μF
$C_{OVP_OUT_EFF}$	Effective capacitance on C_{OVP_OUT}	Derating considered at max 10 V	2.8	–	μF
$C_{BST_A\&B}$	Bootstrap capacitor on the pins (BST_A & BST_B)	No derating considered	100	220	nF
$C_{BST_A\&B_EFF}$	Effective capacitance on $C_{BST_A\&B}$	Derating considered at 10 V	20	–	nF
C_{FLY}	Flying capacitor per phase	No derating considered	44	–	μF
C_{FLY_EFF}	Effective capacitance on one $C_{FLY}=22\mu F$	Derating considered at 5 V	4.4	–	μF
C_{VOUT}	Output capacitor on VOUT	No derating considered	20	44	μF
C_{VOUT_EFF}	Effective capacitance on one $C_{VOUT}=22\mu F$	Derating considered at 4.5 V	5	–	μF
C_{AVDD}	Output capacitor on AVDD	No derating considered	1	2.2	μF
T_{amb}	Operating ambient temperature	–	-40	85	°C

[1] This value is based on a VIN OVP threshold set to 10.5 V (5.25 V) with minimum value.

[2] This value is based on the max OVP threshold (23 V) for VFET_IN.

[3] The typical V_{AVDD} is 1.536 V.

13 Electrical characteristics

$C_{VIN} = 4.7 \mu F/16 V$, $1 nF/25 V$, C_{BST_A} and $C_{BST_B} = 100 nF/16 V$, $C_{CP1A_CP1A_BOT} = 2*22 \mu F/10 V$, $C_{VOUT} = 2*22 \mu F/10 V$, $C_{CP1B_CP1B_BOT} = 2*22 \mu F/10 V$, $C_{AVDD} = 1 \mu F/6.3 V$, $T_{amb} = -40 \text{ }^\circ\text{C} \sim +85 \text{ }^\circ\text{C}$, Typical values at $T_{amb} = 25 \text{ }^\circ\text{C}$, unless otherwise specified

13.1 Electrical characteristics for static conditions

Table 76. Electrical characteristics: Static conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
QUIESCENT CURRENT						
$I_{Q_NO_POWER}$	A current drawn from VOUT in no power mode	In $V_{OUT} \leq V_{VOUT_MIN_OK}$, $V_{IN}/V_{FET_IN} = 0 V/Hi-Z$, no load on all rails. $T_{amb} = 25 \text{ }^\circ\text{C}$	-	16	22	μA
		$T_{amb} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ [1]	-	-	25	μA
$I_{Q_LP_MODE}$	A current drawn from VOUT in no VIN and low power mode	In $LOW_POWER_MODE_DISABLE = 0b$, $V_{OUT} \leq 4.5 V$, $V_{IN}/V_{FET_IN} = 0 V/Hi-Z$, I^2C active, no load on all rails, ADC disabled $T_{amb} = 25 \text{ }^\circ\text{C}$	-	16	22	μA
		$T_{amb} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ [1]	-	-	30	μA
$I_{Q_SHUTDOWN}$	A total current drawn from VOUT in invalid VIN	In $LOW_POWER_MODE_DISABLE = 1b$, $V_{OUT} \leq 4.5 V$, $V_{IN}/V_{FET_IN} = 0 V/Hi-Z$, I^2C active, $EN_LOGIC = 0$, no load on all rails, ADC disabled $T_{amb} = 25 \text{ }^\circ\text{C}$	-	100	130	μA
		$T_{amb} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ [1]	-	-	143	μA
$I_{Q_STANDBY}$	A current drawn from VOUT in standby mode	In $EN_LOGIC = 1$, $V_{OUT} \leq 4.5 V$, $V_{IN}/V_{FET_IN} = 9 V$, device in standby mode by $STANDBY_EN = 1b$ $T_{amb} = 25 \text{ }^\circ\text{C}$	-	500	650	μA
		$T_{amb} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ [1]	-	-	715	μA
$I_{VIN_21_SW}$	A current drawn from VIN in 2:1 switching mode	In $EN_LOGIC = 1$, $V_{OUT} = 4.4 V$, $V_{IN} = 8.8 V$, $V_{OUT} = 0 mA$, SC converter in 2:1 mode with, frequency = 1.0 MHz $T_{amb} = 25 \text{ }^\circ\text{C}$	-	15.4	20.2	mA
		$T_{amb} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ [1]	-	-	20.2	mA
$I_{VOUT_12_SW}$	A current drawn from VOUT in 1:2 switching mode	In $EN_LOGIC = 1$, $V_{OUT} = 4.4 V/3.7 V$, SC converter in 1:2 mode with $V_{IN} = 0 mA$, frequency = 1.0 MHz, all others default $T_{amb} = 25 \text{ }^\circ\text{C}$	-	29.2	37.9	mA
		$T_{amb} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$ [1]	-	-	37.9	mA
VIN QUALIFICATION						
$V_{OV_TRACKING}$	VIN Over-Voltage (OV) tracking delta in 2:1 and forward 1:1 mode	VIN voltage for determining invalid input supply, referenced to $[(V_{IN}/2) - V_{VOUT}]$ in 2:1 switching operation, $OV_TRACKING_DELTA = 00b(200 mV)$	-40	200	+40	mV
$V_{OV_TRACKING_HYS}$	VIN Over Voltage (OV) tracking threshold hysteresis	Falling hysteresis on voltage for determining valid input, as percentage of VIN OV tracking threshold, $OV_TRACKING_HYSTERESIS = 0b$	3.125	3.75	4.125	%
$V_{UV_TRACKING}$	VIN Under-Voltage (UV) tracking delta in 2:1 and forward 1:1 mode	VIN voltage for determining a power collapse event or under voltage, referenced to $[V_{VOUT} - (V_{IN}/2)]$ in 2:1 switching operation, $UV_TRACKING_DELTA = 00b$	-50	0	+50	mV
$V_{UV_TRACKING_HYS}$	VIN Under Voltage (UV) tracking threshold hysteresis	Rising hysteresis on voltage for determining valid input, as percentage of VIN UV tracking threshold, $UV_TRACKING_HYSTERESIS = 0b$	2	2.5	2.75	%
$t_{VIN_UV_DEGLITCH}$	Deglintch time for VIN invalid by UV_Tracking	VIN to stay below UV_Tracking threshold to stop operation, $VIN_UV_TRACKING_DEGLITCH = 00b$	-20 %	21	+20 %	ms
$t_{VIN_VALID_DEGLITCH}$	Deglintch time for valid VIN in rising and falling direction	VIN to stay between UV_tracking and min of (OV_Tracking, VIN_OVP_FIXED) threshold to start a programmed operation, $VIN_VALID_DEGLITCH = 00b$	-20 %	21	+20 %	ms
VOUT						
$V_{VOUT_MIN_OK}$	VOUT MIN OK threshold	In rising on VOUT to initiate internal blocks	2.6	2.7	2.8	V
$V_{VOUT_MIN_OK_12_11}$	VOUT MIN OK threshold to start 1:2 switching and reverse 1:1 mode	Minimum VOUT to start 1:2 and reverse 1:1 mode per request	3.0	3.2	3.4	V
$V_{VOUT_MIN_HYS}$	VOUT MIN OK threshold hysteresis	In falling on VOUT	200	250	300	mV
$V_{VOUT_MAX_OV}$	VOUT fixed OV threshold	VOUT in rising to stop operation if function in enabled, in 2:1 or 1:2 switching or 1:1 mode	4.777	4.85	4.923	V

Table 76. Electrical characteristics: Static conditions...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{VOUT_MAX}	Maximum output current through VOUT	Continuous	–	–	10	A
$t_{VOUT_MAX_REACTION_DELAY}$	VOUT OV reaction internal delay time	VOUT rising above $V_{VOUT_MAX_OV}$ to stop operation if function in enabled, VOUT rise > 1 V/μs	–	1	–	us
$t_{VOUT_MIN_NOK_DEBOUNCE}$	Time VOUT voltage stays below hysteresis	In falling on VOUT	–	80	–	μs
$t_{VOUT_MIN_OK_DEBOUNCE}$	Time VOUT voltage stays above $V_{VOUT_MIN_OK}$ threshold	In rising on VOUT, time from VOUT going above its $V_{VOUT_MIN_OK}$ threshold	-20 %	4	+20 %	μs
THERMAL REGULATION^[1]						
$T_{THEM_REG_RANGE}$	Thermal regulation threshold range	Charge current starting to reduce and issue corresponding interrupt, programmable	90	–	120	°C
$T_{THEM_REG_STEP}$	Thermal regulation threshold step	–	–	10	–	°C
$T_{THEM_REG_ACCURACY}$	Thermal regulation threshold accuracy	–	-8 %	–	+8 %	°C
$T_{THEM_REG_HYS}$	Thermal regulation threshold hysteresis	Starts to increase I_{VIN} to a programmed value	–	20	–	°C
THERMAL SHUTDOWN^[1]						
T_{THEM_SHDN}	Thermal shutdown threshold	In rising to put the device into standby state, programmable in 10°C steps, THERMAL_SHUTDOWN_CFG = 01b	-10	140	+10	°C
T_{THEM_HYS}	Thermal shutdown threshold Hysteresis	In falling to issue the corresponding status, device does not resume a previous operation	–	20	–	°C
t_{THEM_DEB}	Debounce time to generate the interrupt of THSD_SHDN_EXIT	In exiting direction to trigger the corresponding interrupt	–	80	–	μs
Logic Output (nINT)						
V_{OH}	Output high voltage	$I_{OH}=0$ mA, $V_{PULLUP}=1.8$ V, $R_{PULLUP}=220$ kΩ	1.7	–	–	V
V_{OL}	Output low voltage	$I_{OL}=1$ mA, $V_{PULLUP}=1.8$ V	–	–	0.4	V
Logic Enable Input (EN, ADDRESS)						
V_{IH}	Input high threshold	On EN, ADDRESS pin	1.3	–	–	V
V_{IL}	Input low threshold	On EN, ADDRESS pin	–	–	0.4	V
$R_{EN_PULLDOWN}$	Pull-down resistance	On EN pin	1.7	3.8	6.2	MΩ
Serial Interface I²C (SDA & SCL), Pullup Rail I/O=VIO, VIO=1.8 V^[1]						
V_{IH}	Input high threshold	–	1.3	–	–	V
V_{IL}	Input low threshold	–	-0.3	–	0.4	V
V_{OL}	Output low voltage	$I_{OL}=4$ mA	–	–	0.4	V
f_{I2C_SCL}	SCL clock frequency	–	–	–	1	MHz
REVERSE CURRENT DETECTION (RCP)						
V_{VIN_UNPLUG}	VIN unplug detection threshold	Falling on VIN, voltage difference from (VOUT – VIN) in 2:1 and forward 1:1 mode, issue corresponding signal	1.35	1.5	1.65	V
$V_{VIN_UNPLUG_HYS}$	VIN unplug detection threshold hysteresis	In rising on VIN	–	400	–	mV
I_{RCP}	Reverse current detection threshold	In falling, $I_RCP_THRESHOLD = 000b$	–	200	–	mA
$t_{RCP_DEGLITCH}$	Deglintch duration to stay below I_{RCP}	To stop operation, enable I_{SINK_RCP} and issue corresponding signal, $I_RCP_CURRENT_DEGLITCH = 000b$	-20 %	21	+20 %	ms
t_{RCP_DELAY}	Delay time for true RCP	The time to wait reverse current condition become true before attempting subsequent detections	1200	1500	1800	ms
I_{SINK_RCP}	Sink current in RCP	Remains enabled until either V_{VIN_UNPLUG} detected or $t_{I_SINK_RCP_TIMEOUT}$, $I_SINK_RCP = 0b$	-20 %	45	+20 %	mA
$t_{I_SINK_RCP_TIMEOUT}$	Timeout for I_{SINK_RCP}	$I_SINK_RCP_TIMER = 1b$	-20 %	500	+20 %	ms
WATCHDOG TIMER						
$t_{WATCHDOG}$	Watchdog timer	In the function enabled, WATCHDOG_TIMER_DOUBLE_EN = 00b	-20 %	4	+20 %	s
NTC MEASUREMENT						
$V_{NTC_0_THEM_RANGE}$	NTC_0 trigger threshold	Rising threshold for cool or cold, Programmable range	0	–	1.5	V
$V_{NTC_1_THEM_RANGE}$	NTC_1 trigger threshold	Falling threshold for warm or hot, Programmable range	0	–	1.5	V
$V_{NTC_THEM_STEP}$	Programmable step for both $V_{NTC_0/1_THEM_RANGE}$	For NTC_0 Voltage and NTC_1 Voltage	–	15	–	mV

Table 76. Electrical characteristics: Static conditions...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{NTC_THEM_ACCURACY}	V _{NTC_THEM} accuracy	Set to 0.495 V	-3 %	0.495	+3 %	V
V _{NTC_HYS}	NTC restart threshold for both in rising and falling direction	Voltage hysteresis set on each voltage threshold for an NTC_0&1, AUTO_RESTART_NTC_EN = 1b	–	30	–	mV
t _{NTC_DEGLITCH}	Time NTC voltage stays out of a threshold for both	Trigger the corresponding signals and put standby mode if enabled	0.8	1	1.2	ms

[1] Guaranteed by design and not fully tested in production

13.2 Electrical characteristics for VFET_IN BASED OVP

Table 77. Electrical characteristics: VFET_IN based OVP Requirements

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VFET_IN BASED OVP						
V _{VFET_IN_OK}	VFET_IN OK	In rising on VFET_IN	2.91	3	3.1	V
V _{VFET_IN_HYS}	V _{VFET_IN_OK} hysteresis	In falling on VFET_IN	–	200	–	mV
V _{VFET_IN_OVP}	VFET_IN OVP threshold	VFET_IN_OVP_CFG = 000b ~ 100b (Typ @ 001b)	-1 %	13.5	+1 %	V
		VFET_IN_OVP_CFG = 101b ~ 111b (Typ @ 110b)	-3 %	22.5	+3 %	
V _{VFET_IN_OVP_HYS}	V _{VFET_IN_OVP} hysteresis	In VFET_IN falling to resume operation	400	480	600	mV
V _{OVP_GATE}	OVP_GATE voltage	3 V ≤ VFET_IN < 21.5 V	VFET_IN+5	VFET_IN+6.5	VFET_IN+8	V
		21.5 V ≤ VFET_IN ≤ 23 V	26.5	28	29.5	V
t _{VFET_IN_OVP_REACTION_DELAY}	VFET_IN OVP reaction internal delay time	VFET_IN rising above V _{VFET_IN_OVP} to turn off OVP_GATE, VFET_IN rise > 2 V/μs	–	75	–	ns
t _{STARTUP_DELAY_OVP_GATE}	OVP_GATE startup delay time	Time from VFET_IN ≥ V _{VFET_IN_OK} to start to ramp up	4	5	10	ms
t _{RAMP_UP_TIME_OVP_GATE}	OVP_GATE Startup time	VFET_IN=3 V, Q _G (tot)=50nC on OVP_GATE, time from 10 % to 90 % of final value	2	2.5	5	ms
t _{TURN_OFF_TIME_OVP_GATE}	External N_FET turn-off time in OVP triggered	Q _G (tot)=50nC on OVP_GATE, time from VFET_IN ≥ V _{VFET_IN_OVP} to OVP_GATE < (VFET_IN – 1 V)	–	–	1	μs
t _{RECOVERY_TIME_OVP_GATE}	OVP_GATE recovery delay time	Q _G (tot)=50nC on OVP_GATE, time from V _{VFET_IN_OVP_HYS} detected to start OVP_GATE ramping up	4	5	10	ms

13.3 Electrical characteristics for OVPFET and VIN regulation

Table 78. Electrical characteristics: OVPFET and VIN regulation requirements

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
OVPFET						
R _{DSON_OVPFET}	R _{DSON} on OVPFET	V _{IN} = 5 V, I _{LOAD} = 1 A	–	5.5	7	mΩ
VIN OVER VOLTAGE PROTECTION (OVP)						
V _{VIN_OVP}	VIN OVP threshold in 2:1 and forward 1:1 mode	In 2:1, HALF_VIN_OVP_EN = 0b, VIN_OVP_CFG = 00b	-3 %	10.5	+3 %	V
V _{VIN_OVP_HYS}	V _{VIN_OVP} hysteresis	In VIN falling to resume operation if auto recovery enabled, in HALF_VIN_OVP_EN = 0b	340	440	500	mV
		In VIN falling to resume operation if auto recovery enabled, in HALF_VIN_OVP_EN = 1b	170	220	250	mV
t _{VIN_OVP_REACTION_DELAY}	VIN OVP reaction internal delay time	VIN rising above V _{VIN_OVP} to turn off OVPFET, VIN rise > 2 V/μs	–	300	500	ns
VIN CURRENT LOOP (CC) REGULATION						
I _{VIN_CC_CURRENT}	VIN current regulation range through OVPFET	In 2:1 and forward 1:1 mode, 25 mA step	0.5	–	6	A
I _{VIN_CURRENT_ACCURACY}	I _{VIN_CC_CURRENT} accuracy	I _{VIN_CC_CURRENT} < 3 A, T _{amb} = 0°C to +85°C	-5	–	+5	%
		I _{VIN_CC_CURRENT} ≥ 3 A, T _{amb} = 0°C to +85°C	-3	–	+3	

Table 78. Electrical characteristics: OVPFET and VIN regulation requirements...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{SS_VIN_CURRENT_SLOPE}	Duration of soft start on a programmed I _{VIN_CC_CURRENT} per LSB	Programmable, apply for ramp-up and down	–	1 or 2	–	ms/LSB
t _{VIN_LOOP_RESPONSE_DELAY}	VIN loop response time delay to maintain an I _{VIN_CC_CURRENT}	VIN increased by 1 V higher than OVP_OUT at a programmed I _{VIN_CC_CURRENT}	–	–	20	µs
t _{LOOP_TRANSITION_RESPONSE_DELAY}	Loop transition response delay between VIN loop and VBAT_REG loop	Enter or exit VBAT_REG regulation loop	–	–	200	µs
VIN OVER CURRENT PROTECTION (OCP) in 2:1 switching and forward 1:1 mode						
I _{VIN_OCP_CURRENT_21_11}	VIN Over-Current Protection threshold range in 2:1 switching and forward 1:1 mode	VIN_CURRENT_OCP_21_11 = 0b	–	700	–	mA
t _{VIN_OCP_DEGLITCH_21_11}	I _{VIN_OCP_CURRENT_21_11} deglitch time in rising	OCP_DEGLITCH_TIME_21_11 = 0b	–	80	–	µs
t _{VIN_OCP_RESPONSE_DELAY}	Time delay from I _{VIN} above a programmed I _{VIN_OCP_CURRENT} and deglitch time expired to current drop	–	–	10	15	µs
t _{VIN_OCP_HOLD_RESTART}	Hold time for switching to be restarted after OCP	To resume 2:1 switching or forward 1:1 in the function enabled	-10 %	30	+10 %	ms
VIN OVER CURRENT PROTECTION (OCP) in 1:2 switching and reverse 1:1 mode						
I _{VIN_OCP_CURRENT_12_11}	VIN Over-Current Protection threshold range in 1:2 switching and reverse 1:1 mode	VIN_OCP_CURRENT_12_11 = 000b	–	500	–	mA
t _{VIN_OCP_DEGLITCH_12_11}	I _{VIN_OCP_CURRENT_12_11} deglitch time in rising	OCP_DEGLITCH_TIME_12_11 = 0b	–	1.28	–	ms

13.4 Electrical characteristics for battery regulation

Table 79. Electrical characteristics: Battery regulation requirements

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
BATP AND BATN REGULATION VOLTAGE						
V _{VBAT_REG}	Battery regulation voltage between (BATP and BATN)	5 mV step	3.725	–	5	V
V _{VBAT_REG_ACCURACY}	V _{VBAT_REG} accuracy	V _{VBAT_REG} =all the range, T _{amb} =0°C to +85°C, Test 4.2 V, 4.35 V and 4.4 V in test	-0.5 %	–	+0.5 %	V
BATTERY OVER VOLTAGE PROTECTION						
V _{VBAT_OVP}	Battery OVP threshold in 2:1 switching and forward 1:1 mode	Voltage across (BATP and BATN) with respect to a programmed V _{VBAT_REG}	1.5	2.2	3.2	%
V _{VBAT_OVP_HYS}	CELL battery OVP threshold Hysteresis	In falling	1.5	2.2	3.2	%
t _{VBAT_OVP_DEGLITCH}	Duration battery voltage stays above V _{VBAT_OVP} to stop operation	VBAT_OVP_DEGLITCH_TIME = 11b	-20 %	1.2	+20 %	ms
VBAT CURRENT LOOP (CC) REGULATION						
I _{VBAT_CC_CURRENT}	VBAT current regulation range through CSP and CSN	50 mA step	1	–	10	A
I _{VBAT_CC_CURRENT_ACCURACY}	Accuracy of I _{VBAT_CC_CURRENT}	I _{VBAT_CC_CURRENT} <5 A	-5	–	+5	%
		I _{VBAT_CC_CURRENT} ≥5 A	-2	–	+2	
CURRENT SENSE MEASUREMENT (CSP & CSN)						
I _{SENSE_RANGE}	Current measurement range	R _{SENSE} =1 mΩ, in being enabled	1	–	10	A
I _{SENSE_ACCURACY}	Current measurement accuracy	–	-2	–	+2	%

13.5 Electrical characteristics for SC converter

Table 80. Electrical characteristics: Switched Capacitor (SC) converter

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SC Converter						
R _{DS_ON_SW4} ^[1]	SW4 R _{DS_ON} resistance	On each SW4_A/B FET in single phase, VIN ≥ 4 V	–	6.7	–	mΩ
R _{DS_ON_SW3} ^[1]	SW3 R _{DS_ON} resistance	On each SW3_A/B FET in single phase, VIN ≥ 4 V	–	6.2	–	mΩ
R _{DS_ON_SW2} ^[1]	SW2 R _{DS_ON} resistance	On each SW2_A/B FET in single phase, VIN ≥ 4 V	–	6.3	–	mΩ

Table 80. Electrical characteristics: Switched Capacitor (SC) converter...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{DS_ON_SW1}^{[1]}$	SW1 R_{DS_ON} resistance	On each SW1_A/B FET in single phase, $V_{IN} \geq 4$ V	–	6.3	–	m Ω
f_{SC}	Programmable switching frequency	5-bit programmable, refer to the I ² C register for details, in 50 kHz steps, 1.0 MHz default	-10 %	200 to 1750	+10 %	kHz
$t_{PRECHARGE_CFLY_TIMEOUT}$	Timeout for precharge on CFLY	Programmable from 10 ms to 40 ms in 10 ms steps, 40 ms default	-10 %	10 to 40	+10 %	ms
$t_{DELAY_SC_OFF}$	Delay time to turn off SC converter	From EN_LOGIC = HIGH to LOW or STANDBY_EN set to 1b over I ² C	–	–	30	μ s

[1] Guaranteed by design and not fully tested in production.

13.6 Electrical characteristics for ADC

Table 81. Electrical characteristics: ADC

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Analog-to-Digital (ADC) Converter in $V_{OUT} \geq 3$ V						
$ADC_{RESOLUTION}$	Resolution	–	–	12	–	bit
I_{Q_ADC}	Current consumption from ADC in normal mode	–	–	150	–	μ A
$t_{ADC_SAMPLE_CONVERSION}$	Conversion time for each measurement (sample)	For 1 sample data with 500 kHz in non-switching, $ADC_AVERAGE_TIMES[1:0]=00b$	120	124	128	μ s
		For 1 sample data with $f_{SC}/2$ in switching, $ADC_AVERAGE_TIMES[1:0]=00b$	68	124	639	
$t_{HIBERNATION_READ_INTERVAL}$	Read interval in hibernation mode	$ADC_HIBERNATE_READ_INTERVAL = 00b$	-10 %	500	+10 %	ms
V_{VIN_ADC}	ADC measurement range for V_{IN}	Range	0	–	15.36	V
		1 LSB	–	4	–	mV
$V_{VIN_ADC_ACCURACY}$	V_{VIN_ADC} accuracy	$V_{VIN}=8$ V to 9 V	-0.5	–	+0.5	%
V_{VFETIN_ADC}	ADC measurement range for V_{FET_IN}	Range	0	–	20	V
		1 LSB	–	5.25	–	mV
$V_{VFET_IN_ADC_ACCURACY}$	$V_{VFET_IN_ADC}$ accuracy	$V_{VFET_IN}=10$ V	-2.5	–	+2.5	%
$V_{OVP_OUT_ADC}$	ADC measurement range for OVP_OUT	Range	0	–	15.36	V
		1 LSB	–	4	–	mV
$V_{OVP_OUT_ADC_ACCURACY}$	$V_{OVP_OUT_ADC}$ accuracy	$V_{OVP_OUT}=8$ V to 9 V	-0.5	–	+0.5	%
V_{VOUT_ADC}	ADC measurement range for V_{OUT}	Range	0	–	5	V
		1 LSB	–	2	–	mV
$V_{VOUT_ADC_ACCURACY}$	V_{VOUT_ADC} accuracy	$V_{VOUT}=4.4$ V	-1	–	+1	%
$V_{BATP_BATN_ADC}$	ADC measurement range for BATP and BATN	Range	0	–	5	V
		1 LSB	–	2	–	mV
$V_{BATP_BATN_ADC_ACCURACY}$	$V_{BATP_BATN_ADC}$ accuracy	$V_{BATP_BATN}=4.4$ V	-0.5	–	+0.5	%
V_{NTC_ADC}	ADC measurement range for NTC	Range	0	–	1.5	V
		1 LSB	–	1	–	mV
$V_{NTC_ADC_ACCURACY}$	V_{NTC_ADC} accuracy	–	-3	–	+3	%
$T_{DIE_TEMP_ADC}$	ADC measurement range for Die temperature	Range	-0	–	150	$^{\circ}$ C
		1 LSB	–	0.5	–	$^{\circ}$ C
$T_{DIE_TEMP_ADC_ACCURACY}$	$T_{DIE_TEMP_ADC}$ accuracy	–	-3	–	+3	$^{\circ}$ C
I_{VIN_ADC}	ADC measurement range for V_{IN} current in bi-direction (2:1 and 1:2 switching operation)	Current through OVPFET	0	–	6.5	A
		1 LSB	–	2	–	mA
$I_{VIN_ADC_ACCURACY}$	I_{VIN_ADC} accuracy at forward 1:1 and 2:1 mode	$1A < I_{VIN_CC_CURRENT} \leq 3$ A	-5	–	+5	%
		$3A < I_{VIN_CC_CURRENT} \leq 6.5$ A	-3	–	+3	
$I_{SENSE_P_N_ADC}$	ADC measurement range for CSP & CSN	With $R_{SENSE}=1$ m Ω , Range	0	–	10	A
		1 LSB	–	5	–	mA
$I_{SENSE_P_N_ADC_ACCURACY}$	$I_{SENSE_P_N_ADC}$ accuracy	$1A \leq I_{SENSE_P_N_ADC} \leq 3$ A	-4	–	+4	%
		$3A < I_{SENSE_P_N_ADC} \leq 10$ A	-3	–	+3	

13.7 Electrical characteristics for timing

Table 82. Electrical characteristics: Timing requirements

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Timing ^[1]						
t _{CHG_SAFETY_TIMER}	Charger safety timer	Function in enabled and 2:1 and 1:1 mode only, CHARGER_SAFETY_TIMER = 00b	-10 %	1	+10 %	hrs

[1] Guaranteed by design and not fully tested in production.

14 Package information

14.1 Package outline




Figure 9. Package outline WLCSP70 (SOT2057-1)

WLCSP-70 I/O
4.16 X 2.96 X 0.525 PKG, 0.4 PITCH (BACKSIDE COATING INCLUDED)

SOT2057-1

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PIN A1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
4. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM C.
5. DATUM C, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
6. THIS PACKAGE HAS A BACK SIDE COATING THICKNESS OF 0.025.


© NXP B.V. ALL RIGHTS RESERVED

DATE: 20 MAY 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01576D	REVISION: 0	
--	------------------------	--------------------------------	----------------	--

Figure 10. Package outline notes WLCSP70 (SOT2057-1)

14.2 Soldering






Figure 12. Reflow soldering footprint part 2 for WLCSP70 (SOT2057-1)




Figure 13. Reflow soldering footprint part 3 for WLCSP70 (SOT2057-1)

15 Revision history

Table 83. Revision history

Document ID	Release date	Description
PCA9481AUK v.1.0	17 April 2026	Initial public release

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information	2	Tab. 34.	DEVICE_CNTL_1: Device control register 1	31
Tab. 2.	Ordering options	2	Tab. 35.	DEVICE_CNTL_2: Device control register 2	32
Tab. 3.	Pin type definition	3	Tab. 36.	DEVICE_CNTL_3: Device control register 3	33
Tab. 4.	Pin description	4	Tab. 37.	AUTO_RESTART_CNTL_0: Device auto restart register 0	34
Tab. 5.	ADC Channels	11	Tab. 38.	RCP_CNTL: RCP control register	35
Tab. 6.	Truth table for device enable	11	Tab. 39.	CHARGING_CNTL_0: Charging control register 0	36
Tab. 7.	Bill of materials	15	Tab. 40.	CHARGING_CNTL_1: Charging control register 1	37
Tab. 8.	I2C target address by ADDRESS = LOW	17	Tab. 41.	CHARGING_CNTL_2: Charging control register 2	37
Tab. 9.	I2C target address by ADDRESS = FLOAT	17	Tab. 42.	CHARGING_CNTL_3: Charging control register 3	38
Tab. 10.	Register Map	17	Tab. 43.	CHARGING_CNTL_4: Charging control register 4	38
Tab. 11.	DEVICE_ID: Device ID Register	20	Tab. 44.	CHARGING_CNTL_5: Charging control register 5	39
Tab. 12.	INT_DEVICE_0: Interrupt Register 0 for device operation	20	Tab. 45.	CHARGING_CNTL_6: Charging control register 6	40
Tab. 13.	INT_DEVICE_1: Interrupt Register 1 for device operation	21	Tab. 46.	NTC_0_CNTL: NTC 0 control register	40
Tab. 14.	INT_DEVICE_2: Interrupt Register 2 for device operation	22	Tab. 47.	NTC_1_CNTL: NTC 1 control register	41
Tab. 15.	INT_DEVICE_3: Interrupt Register 3 for device operation	22	Tab. 48.	SC_CNTL_0: Switched capacitor converter control register 0	41
Tab. 16.	INT_CHARGING: Interrupt Register for Charging operation	23	Tab. 49.	SC_CNTL_1: Switched capacitor converter control register 1	42
Tab. 17.	INT_SC_0: Interrupt Register 0 for Switched Capacitor (SC) operation	23	Tab. 50.	SC_CNTL_2: Switched capacitor converter control register 2	42
Tab. 18.	INT_SC_1: Interrupt Register 1 for Switched Capacitor (SC) operations	24	Tab. 51.	SC_CNTL_3: Switched capacitor converter control register 3	43
Tab. 19.	INT_DEVICE_0_MASK: Interrupt Mask Register for INT_DEVICE_0 register	24	Tab. 52.	ADC_CNTL: ADC control register	44
Tab. 20.	INT_DEVICE_1_MASK: Interrupt Mask Register for INT_DEVICE_1 register	25	Tab. 53.	ADC_EN_CNTL_0: ADC enable control register 0	45
Tab. 21.	INT_DEVICE_2_MASK: Interrupt Mask Register for INT_DEVICE_2 register	25	Tab. 54.	ADC_EN_CNTL_1: ADC enable control register 1	45
Tab. 22.	INT_DEVICE_3_MASK: Interrupt Mask Register for INT_DEVICE_3 register	25	Tab. 55.	ADC_READ_VIN_0: ADC VIN read register 0	46
Tab. 23.	INT_CHARGING_MASK: Interrupt Mask Register for INT_CHARGING register	26	Tab. 56.	ADC_READ_VIN_1: ADC VIN read register 1	46
Tab. 24.	INT_SC_0_MASK: Interrupt Mask Register for INT_SC_0 register	26	Tab. 57.	ADC_READ_VFET_IN_0: ADC VFET_IN read register 0	46
Tab. 25.	INT_SC_1_MASK: Interrupt Mask Register for INT_SC_1 register	26	Tab. 58.	ADC_READ_VFET_IN_1: ADC VFET_IN read register 1	47
Tab. 26.	DEVICE_0_STATUS: Status register for INT_DEVICE_0 register	27	Tab. 59.	ADC_READ_OVP_OUT_0: ADC OVP_OUT read register 0	47
Tab. 27.	DEVICE_1_STATUS: Status register for INT_DEVICE_1 register	27	Tab. 60.	ADC_READ_OVP_OUT_1: ADC OVP_OUT read register 1	47
Tab. 28.	DEVICE_2_STATUS: Status register for INT_DEVICE_2 register	27	Tab. 61.	ADC_READ_BATP_BATN_0: ADC BATP_BATN read register 0	48
Tab. 29.	DEVICE_3_STATUS: Status register for INT_DEVICE_3 register	28	Tab. 62.	ADC_READ_BATP_BATN_1: ADC BATP_BATN read register 1	48
Tab. 30.	CHARGER_STATUS: Status register for INT_CHARGING register	28	Tab. 63.	ADC_READ_VOUT_0: ADC VOUT read register 0	48
Tab. 31.	SC_0_STATUS: Status register for INT_SC_0 register	29			
Tab. 32.	SC_1_STATUS: Status register 0 for INT_SC_1 register	29			
Tab. 33.	DEVICE_CNTL_0: Device control register 0	30			

Tab. 64.	ADC_READ_VOUT_1: ADC VOUT read register 1	49	Tab. 73.	Absolute Maximum Ratings	52
Tab. 65.	ADC_READ_NTC_0: ADC NTC read register 0	49	Tab. 74.	Thermal characteristics ratings	53
Tab. 66.	ADC_READ_NTC_1: ADC NTC read register 1	49	Tab. 75.	Recommended operating conditions	53
Tab. 67.	ADC_READ_DIE_TEMP_0: ADC Die temperature read register 0	50	Tab. 76.	Electrical characteristics: Static conditions	54
Tab. 68.	ADC_READ_DIE_TEMP_1: ADC Die temperature read register 1	50	Tab. 77.	Electrical characteristics: VFET_IN based OVP Requirements	56
Tab. 69.	ADC_READ_VIN_CURRENT_0: ADC VIN current read register 0	50	Tab. 78.	Electrical characteristics: OVPFET and VIN regulation requirements	56
Tab. 70.	ADC_READ_VIN_CURRENT_1: ADC VIN current read register 1	51	Tab. 79.	Electrical characteristics: Battery regulation requirements	57
Tab. 71.	ADC_READ_I_VBAT_CURRENT_0: ADC I_VBAT charge current read register 0	51	Tab. 80.	Electrical characteristics: Switched Capacitor (SC) converter	57
Tab. 72.	ADC_READ_I_VBAT_CURRENT_1: ADC I_VBAT charge current read register 1	51	Tab. 81.	Electrical characteristics: ADC	58
			Tab. 82.	Electrical characteristics: Timing requirements	59
			Tab. 83.	Revision history	65

Figures

Fig. 1.	Block diagram	2	Fig. 8.	PCA9481AUK recommended PCB layout	16
Fig. 2.	WLCSP70 top-view pin map (bumps facing down)	3	Fig. 9.	Package outline WLCSP70 (SOT2057-1)	60
Fig. 3.	Simplified block diagram of switched capacitor converter	7	Fig. 10.	Package outline notes WLCSP70 (SOT2057-1)	61
Fig. 4.	Valid range of VIN in 2:1 switching mode with HALF_VIN_OVP_EN disabled	8	Fig. 11.	Reflow soldering footprint part 1 for WLCSP70 (SOT2057-1)	62
Fig. 5.	Valid range of VIN in forward 1:1 mode with HALF_VIN_OVP_EN enabled	9	Fig. 12.	Reflow soldering footprint part 2 for WLCSP70 (SOT2057-1)	63
Fig. 6.	Leader/follower operation	13	Fig. 13.	Reflow soldering footprint part 3 for WLCSP70 (SOT2057-1)	64
Fig. 7.	Top-level schematic	14			

Contents

1	General description	1	9.2.10	INT_DEVICE_1_MASK	25
2	Features and benefits	1	9.2.11	INT_DEVICE_2_MASK	25
3	Applications	1	9.2.12	INT_DEVICE_3_MASK	25
4	Ordering information	2	9.2.13	INT_CHARGING_MASK	26
4.1	Ordering options	2	9.2.14	INT_SC_0_MASK	26
5	Block diagram	2	9.2.15	INT_SC_1_MASK	26
6	Pinning information	3	9.2.16	DEVICE_0_STS	27
6.1	Pinning	3	9.2.17	DEVICE_1_STS	27
6.2	Pin description	3	9.2.18	DEVICE_2_STS	27
7	Functional description	5	9.2.19	DEVICE_3_STS	28
7.1	Device operation states	5	9.2.20	CHARGING_STS	28
7.1.1	No-power state	5	9.2.21	SC_0_STS	29
7.1.2	Shutdown state	6	9.2.22	SC_1_STS	29
7.1.2.1	Low-power mode	6	9.2.23	DEVICE_CNTL_0	30
7.1.3	Standby state	6	9.2.24	DEVICE_CNTL_1	31
7.1.4	Switching state	6	9.2.25	DEVICE_CNTL_2	32
7.1.5	1:1 state	6	9.2.26	DEVICE_CNTL_3	33
7.2	Operation of switched-capacitor converter	7	9.2.27	AUTO_RESTART_CNTL_0	34
7.2.1	Fundamental theory of operation	7	9.2.28	RCP_CNTL	35
7.2.2	Switched Capacitor (SC) converter	7	9.2.29	CHARGING_CNTL_0	36
7.2.3	2:1 switching mode	7	9.2.30	CHARGING_CNTL_1	37
7.2.4	1:2 switching mode	8	9.2.31	CHARGING_CNTL_2	37
7.2.5	Forward and reverse 1:1 mode	8	9.2.32	CHARGING_CNTL_3	38
7.3	Input voltage qualification	8	9.2.33	CHARGING_CNTL_4	38
7.3.1	In 2:1 switching mode	8	9.2.34	CHARGING_CNTL_5	39
7.3.2	In forward 1:1 mode	9	9.2.35	CHARGING_CNTL_6	40
7.4	Reverse Current Protection (RCP) and VIN unplug in 2:1 switching and forward 1:1 mode	9	9.2.36	NTC_0_CNTL	40
			9.2.37	NTC_1_CNTL	41
			9.2.38	SC_CNTL_0	41
7.5	Control of regulation loop	9	9.2.39	SC_CNTL_1	42
7.6	External FET control	10	9.2.40	SC_CNTL_2	42
7.7	Temperature monitor (NTC)	10	9.2.41	SC_CNTL_3	43
7.8	12-bit ADC	10	9.2.42	ADC_CNTL	44
7.8.1	Round robin	11	9.2.43	ADC_EN_CNTL_0	45
7.9	Device enable (EN)	11	9.2.44	ADC_EN_CNTL_1	45
7.10	Interrupt (nINT)	11	9.2.45	ADC_READ_VIN_0	46
7.11	Thermal regulation	12	9.2.46	ADC_READ_VIN_1	46
7.12	Protections	12	9.2.47	ADC_READ_VFET_IN_0	46
7.13	Operation of leader/follower	13	9.2.48	ADC_READ_VFET_IN_1	47
8	Application information	14	9.2.49	ADC_READ_OVP_OUT_0	47
8.1	Top-level schematic for USB VBUS = max 10 V	14	9.2.50	ADC_READ_OVP_OUT_1	47
8.2	Bill of materials	15	9.2.51	ADC_READ_BATP_BATN_0	48
8.3	PCB layout guidelines	15	9.2.52	ADC_READ_BATP_BATN_1	48
9	Serial interface and register	16	9.2.53	ADC_READ_VOUT_0	48
9.1	I2C target address	17	9.2.54	ADC_READ_VOUT_1	49
9.2	Register map	17	9.2.55	ADC_READ_NTC_0	49
9.2.1	DEVICE_ID	20	9.2.56	ADC_READ_NTC_1	49
9.2.2	INT_DEVICE_0	20	9.2.57	ADC_READ_DIE_TEMP_0	50
9.2.3	INT_DEVICE_1	21	9.2.58	ADC_READ_DIE_TEMP_1	50
9.2.4	INT_DEVICE_2	22	9.2.59	ADC_READ_VIN_CURRENT_0	50
9.2.5	INT_DEVICE_3	22	9.2.60	ADC_READ_VIN_CURRENT_1	51
9.2.6	INT_CHARGING	23	9.2.61	ADC_READ_I_VBAT_CURRENT_0	51
9.2.7	INT_SC_0	23	9.2.62	ADC_READ_I_VBAT_CURRENT_1	51
9.2.8	INT_SC_1	24	10	Absolute Maximum Rating (AMR)	52
9.2.9	INT_DEVICE_0_MASK	24	11	Thermal characteristics	53
			12	Recommended operating conditions	53

13	Electrical characteristics	54
13.1	Electrical characteristics for static conditions	54
13.2	Electrical characteristics for VFET_IN BASED OVP	56
13.3	Electrical characteristics for OVPFET and VIN regulation	56
13.4	Electrical characteristics for battery regulation	57
13.5	Electrical characteristics for SC converter	57
13.6	Electrical characteristics for ADC	58
13.7	Electrical characteristics for timing	59
14	Package information	60
14.1	Package outline	60
14.2	Soldering	62
15	Revision history	65
	Legal information	66

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.
