

1 General description

The PF7100 is a power management integrated circuit (PMIC) designed for high performance i.MX 8 processors. It features five high efficiency buck converters and two linear regulators for powering the processor, memory and miscellaneous peripherals.

Built-in one time programmable memory stores key startup configurations, drastically reducing external components typically used to set output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I2C after start up offering flexibility for different system states.

Electrical characteristics are mantained in the PF7100 data sheet

2 Features and benefits

- Up to five high efficiency buck converters
- Two linear regulators with load switch options
- Independent OV/UV monitoring circuits
- Dual always-on RTC supply
- Watchdog timer/monitor
- AEC-Q100 grade 2 qualified
- Safety mechanisms to fit ASIL B applications
- One-time programmable device configuration
- 3.4 MHz I2C communication interface
- 48-pin 7 x 7 mm QFN Package (Automotive and Industrial grades available)

3 Applications

- Automotive infotainment
- V2X
- High-end consumer and industrial

4 Ordering information

Table 1. Ordering information

Type number ^[1]	Package		
	Name	Description	Version
MPF7100BVBA1ES	WF-Type QFN48 ES	QFN48 plastic thermally enhanced very thin quad flat non-leaded package. Wettable flanks; 48 terminals; 0.5mm pitch; 7 mm x 7 mm x 0.85 mm body	SOT619-27(D)

[1] To order parts in tape and reel, add the R2 suffix to the part number.




NXP Semiconductors


PF7100_BA1 — NXP Standard

Configuration report for PF7100 OTP program ID: A1 rev B

5 Power-up sequence summary



6 Hardware configuration diagram



R_PF7100_BA1 Report

Configuration report for PF7100 OTP program ID: A1 rev B

7 System OTP configuration

See PF7100 datasheet for parametric details. The OTP configuration summary for A1 sequence ID is provided in Tables below.

Table 2. System configuration

Functional block	Feature	OTP selection
System configuration	I2C address	0x08
	I2C CRC	Enabled
	I2C Secure write	Secure write disabled
	VIN OVLO monitor	Enabled
	VIN OVLO debounce	100 μs
	VIN OVLO shutdown	Disabled
	Maximum fault count	Disabled
	Fault timer	Disabled
	Fail-safe state	Disabled
	Fail-safe maximum count	16
	Fail-safe OK timer	60 min
Watchdog monitoring	WDI mode	Hard WD reset
	WDI polatiry	Rising edge detection
	WDI in standby	WDI disabled in standby
	WD counter	WD counter disabled
	WD counter in standby	WD counter disabled
	WD clear window	100% window
	Maximum time-out steps	8 steps
	WD duration	1024 ms
	Maximum WD events	16 events
Clock management	Switching frequency	2.5 MHz
	SYNCIN range	2000 KHz to 3000 KHz
	SYNCIN operation	SYNCIN disabled
	SYNCOUT operation	SYNCOUT disabled
	Frequency spread spectrum	FSS disabled
	FSS range	FSS Range set to 5%

Configuration report for PF7100 OTP program ID: A1 rev B

Functional block	Feature	OTP selection
I/O Configuration	PWRON mode	Level sensitive
	PWRON debounce	32 ms
	PWRON reset mode	Shutdown on TRESET
	TRESET delay	2 seconds
	STANDBY polarity	STANDBY Active high
	PGOOD pin mode	PGOOD indicator
	OV/UV check on power-up	No OV/UV checked at power-up
	XFAILB operation	XFAILB pin disabled
	EWARN time	0.1 ms
	FSOB soft fault event	FSOB ignores soft faults
	FSOB hard fault event	FSOB ignores hard faults
	FSOB WDI event	FSOB ignores WDI faults
	FSOB WDC event	FSOB ignores WD counter faults
	FSOB operating mode	Fault safe state mode

Table 3. I/Os configuration

Configuration report for PF7100 OTP program ID: A1 rev B

Table 4. Sequencer configuration

Functional block	Feature	OTP selection
SW configurations	SW1 multi-phase selector	SW1 & SW2 single phase
	SW4 multi-phase selector	SW3 & SW4 single phase
	Default SW operation	PWM mode
	SW3 VTT mode	VTT mode disabled
	VTT discharge mode	High impedance
	Bandgap monitor reaction	Power stage disabled
Power-up sequence	Sequencer time base	250 μs
	SW1 sequence	Slot 0
	SW2 sequence	Slot 2
	SW3 sequence	Slot 5
	SW4 sequence	Slot 5
	SW5 sequence	Slot 2
	LDO1 sequence	Slot 0
	LDO2 sequence	Slot 2
	RESETBMCU sequence	Slot 20
	PGOOD sequence	Slot 20
Power down sequence	Power down mode	Mirror power down
	SW1 power down group	Group 4 (1st)
	SW2 power down group	Group 4 (1st)
	SW3 power down group	Group 4 (1st)
	SW4 power down group	Group 4 (1st)
	SW5 power down group	Group 4 (1st)
	LDO1 power down group	Group 4 (1st)
	LDO2 power down group	Group 4 (1st)
	PGOOD power down group	Group 4 (1st)
	RESETBMCU power down group	Group 4 (1st)
Power down delays	GRP1 delay	120 μs
Power down delays	GRP2 delay	120 μs
	GRP3 delay	120 μs
	GRP4 delay	120 μs
	RESETBMCU delay	No delay
	Power down delay	5.0 ms

Configuration report for PF7100 OTP program ID: A1 rev B

Table 5. Switching regulators

Functional block	Feature	OTP selection	
SW1	SW1 output voltage	1.00000 V	
	SW1 DVS ramp	7.81 / 5.21 mV/μs	
	SW1 UV threshold	93%	
	SW1 OV threshold	107%	
	SW1 current limit	4.6 A	
	SW1 inductor	1.0 μΗ	
	SW1 phase	45°	
	SW1 PGOOD control	PGOOD control enabled	
	SW1 WD bypass	Reset on soft WD	
	SW1 OV bypass	OV active	
	SW1 UV bypass	UV active	
	SW1 ILIM bypass	ILIM bypassed	
SW2	SW2 output voltage	1.10000 V	
SW1	SW2 DVS ramp	7.81 / 5.21 mV/μs	
	SW2 UV threshold	93%	
	SW2 OV threshold	107%	
	SW2 current limit	4.6 A	
	SW2 inductor	1 μΗ	
	SW2 phase	90°	
	SW2 PGOOD control	PGOOD control enabled	
	SW2 WD bypass	Reset on soft WD	
	SW2 OV bypass	OV active	
	SW2 UV bypass	UV active	
	SW2 ILIM bypass	ILIM bypassed	
SW3	SW3 output voltage	1.80000 V	
	SW3 DVS ramp	7.81 / 5.21 mV/μs	
	SW3 UV threshold	93%	
	SW3 OV threshold	107%	
	SW3 current limit	4.6 A	
	SW3 inductor	1 μΗ	
	SW3 phase	135°	
	SW3 PGOOD control	PGOOD control enabled	
	SW3 WD bypass	Reset on soft WD	
	SW3 OV bypass	OV active	
	SW3 UV bypass	UV active	
	SW3 ILIM bypass	ILIM bypassed	

Configuration report for PF7100 OTP program ID: A1 rev B

Feature	OTP selection	
SW4 output voltage	1.10000 V	
SW4 DVS ramp	7.81 / 5.21 mV/μs	
SW4 UV threshold	93%	
SW4 OV threshold	107%	
SW4 current limit	4.6 A	
SW4 inductor	1 μH	
SW4 phase	180°	
SW4 PGOOD control	PGOOD control enabled	
SW4 WD bypass	Reset on soft WD	
SW4 OV bypass	OV active	
SW4 UV bypass	UV active	
SW4 ILIM bypass	ILIM bypassed	
SW5 output voltage	1.80 V	
SW5 UV threshold	93%	
SW5 OV threshold	107%	
SW5 current limit	4.6 A	
SW5 inductor	1 μH	
SW5 phase	0°	
SW5 PGOOD control	PGOOD control enabled	
SW5 WD bypass	Reset on soft WD	
SW5 OV bypass	OV active	
SW5 UV bypass	UV active	
SW5 ILIM bypass	ILIM bypassed	-
	SW4 output voltageSW4 DVS rampSW4 UV thresholdSW4 UV thresholdSW4 OV thresholdSW4 current limitSW4 inductorSW4 phaseSW4 PGOOD controlSW4 WD bypassSW4 OV bypassSW4 OV bypassSW4 UV bypassSW4 UV bypassSW4 UV bypassSW5 output voltageSW5 OV thresholdSW5 Current limitSW5 inductorSW5 phaseSW5 PGOOD controlSW5 WD bypassSW5 OV bypassSW5 OV bypassSW5 UV bypass	SW4 output voltage1.10000 VSW4 DVS ramp7.81 / 5.21 mV/μsSW4 UV threshold93%SW4 OV threshold107%SW4 current limit4.6 ASW4 inductor1 μHSW4 phase180°SW4 PGOOD controlPGOOD control enabledSW4 WD bypassReset on soft WDSW4 OV bypassUV activeSW4 UV bypassUV activeSW4 UV bypass1.80 VSW5 output voltage1.80 VSW5 OV threshold107%SW5 Current limit4.6 ASW5 inductor1 μHSW5 phase0°SW5 PGOOD controlPGOOD control enabledSW5 WD bypass0°SW5 VD bypass0°SW5 VD bypass0°SW5 DV threshold93%SW5 inductor1 μHSW5 phase0°SW5 VD bypassReset on soft WDSW5 VD bypassReset on soft WDSW5 VD bypassOV activeSW5 UV bypassUV activeSW5 UV bypassUV active

Table 5. Switching regulators(cont)

Configuration report for PF7100 OTP program ID: A1 rev B

Functional block	Feature	OTP selection
LDO1	LDO1 output voltage	1.8 V
	LDO1 UV threshold	93%
	LDO1 OV threshold	107%
	LDO1 PGOOD control	PGOOD control enabled
	LDO1 WD bypass	Reset on soft WD
	LDO1 mode	LDO mode
	LDO1 OV bypass	OV active
	LDO1 UV bypass	UV active
	LDO1 ILIM bypass	ILIM bypassed
LDO2	LDO2 Output voltage	3.3 V
	LDO2 UV threshold	89%
	LDO2 OV threshold	111%
	LDO2 PGOOD control	PGOOD control enabled
	LDO2 WD bypass	Reset on soft WD
	LDO2 mode	LDO mode
	LDO2EN hardware control	I2C control only
	VSELECT hardware control	VLDO2 set by VSELECT pin
	LDO2 OV BYPASS	OV active
	LDO2 UV BYPASS	UV active
	LDO2 ILIM BYPASS	ILIM bypassed
VSNVS	VSNVS1 output voltage	3.0 V
	VSNVS2 output voltage	1.8 V

Table 6. LDO regulators

PF7100_BA1 — NXP Standard Configuration report for PF7100 OTP program ID: A1 rev B

8 Legal information

8.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including ithout limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem

which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

8.2 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. NXP — is a trademark of NXP B.V.

NXP Semiconductors

PF7100_BA1 — NXP Standard Configuration report for PF7100 OTP program ID: A1 rev B

Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Ordering information	1
5	Power up sequence summary	2
6	Hardware configuration diagram	2
7	OTP configuration	3
8	Legal information	9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2018.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 July 2020

Document identifier: R_PF7100_BA1