



<b>Table Number</b>	<b>LIST OF TABLES</b>	<b>Page Number</b>
2-1	MPC555 / MPC556 Pin Functions for 272-Pin PBGA .....	2-4
2-2	Pin Functionality Table .....	2-7
2-3	PDMCR Bit Descriptions.....	2-29
2-4	Pin Reset State.....	2-32
2-5	Pad Groups Based on 3-V / 5-V Select .....	2-57
2-6	Pin Names and Abbreviations .....	2-58
3-1	RCPU Execution Units.....	3-5
3-2	Supervisor-Level SPRs.....	3-9
3-3	Development Support SPRs.....	3-11
3-4	FPSCR Bit Categories .....	3-13
3-5	FPSCR Bit Descriptions.....	3-14
3-6	Floating-Point Result Flags in FPSCR.....	3-15
3-7	Bit Descriptions for CR0 Field of CR .....	3-16
3-8	Bit Descriptions for CR1 Field of CR .....	3-17
3-9	CR <sub>n</sub> Field Bit Descriptions for Compare Instructions .....	3-17
3-10	Integer Exception Register Bit Definitions .....	3-18
3-11	Time Base Field Definitions (Read Only).....	3-19
3-12	Machine State Register Bit Descriptions .....	3-21
3-13	Floating-Point Exception Mode Bits.....	3-22
3-14	Time Base Field Definitions (Write Only).....	3-23
3-15	Uses of SPRG0–SPRG3 .....	3-25
3-16	Processor Version Register Bit Descriptions .....	3-26
3-17	EIE, EID, AND NRI Registers .....	3-26
3-18	FPECR Bit Descriptions.....	3-27
3-19	Instruction Set Summary .....	3-29
3-20	MPC555 / MPC556 Exception Classes .....	3-34
3-21	Exception Vector Offset Table .....	3-36
3-22	Instruction Latency and Blockage.....	3-38
3-23	Floating-Point Exception Mode Encoding.....	3-43
4-1	Exception Addresses Mapping by BBC .....	4-18
4-2	Region Base Address Registers RBA[0:1] .....	4-20
4-3	Region Attributes Registers .....	4-20
4-4	BBC Module Configuration Register.....	4-20
4-5	MI_RBA[0:3] Bit Descriptions .....	4-21
4-6	MI_RA[0:3] Registers Bits Description.....	4-22
4-7	MI_GRA Bit Descriptions .....	4-23
4-8	BBCMCR Bit Descriptions .....	4-24
5-1	USIU Address Map .....	5-3
5-2	USIU Special-Purpose Registers.....	5-6
5-3	PowerPC Address Range.....	5-6

<b>Table Number</b>	<b>Page Number</b>
6-1 USIU Pins Multiplexing Control.....	6-3
6-2 SGPIO Configuration.....	6-7
6-3 Priority of Interrupt Sources.....	6-12
6-4 Decrementer Time-Out Periods.....	6-13
6-5 SIUMCR Bit Descriptions.....	6-19
6-6 Debug Pins Configuration.....	6-20
6-7 Debug Port Pins Configuration.....	6-20
6-8 General Pins Configuration.....	6-20
6-9 Single-Chip Select Field Pin Configuration.....	6-20
6-10 Multi-Level Reservation Control Pin Configuration.....	6-21
6-11 IMMR Bit Descriptions.....	6-22
6-12 EMCR Bit Descriptions.....	6-23
6-13 SYPCR Bit Descriptions.....	6-26
6-14 SWSR Bit Descriptions.....	6-27
6-15 TESR Bit Descriptions.....	6-28
6-16 TBSCR Bit Descriptions.....	6-30
6-17 RTCSC Bit Descriptions.....	6-31
6-18 PISCR Bit Descriptions.....	6-32
6-19 PITC Bit Descriptions.....	6-33
6-20 PIT Bit Descriptions.....	6-33
6-21 SGPIODT1 Bit Descriptions.....	6-34
6-22 SGPIODT2 Bit Descriptions.....	6-35
6-23 SGPIOCR Bit Descriptions.....	6-35
6-24 Data Direction Control.....	6-36
7-1 Reset Action Taken For Each Reset Cause.....	7-4
7-2 Reset Configuration Word and Data Corruption/Coherency.....	7-4
7-3 Reset Status Register Bit Descriptions.....	7-5
7-4 Reset Configuration Options.....	7-7
7-5 Hard Reset Configuration Word Bit Descriptions.....	7-11
8-1 Reset Clocks Source Configuration.....	8-9
8-2 TMBCLK Divisions.....	8-9
8-3 Status of Clock Source.....	8-15
8-4 Power Mode Control Bit Descriptions.....	8-16
8-5 Power Mode Descriptions.....	8-16
8-6 Power Mode Wake-Up Operation.....	8-17
8-7 Clock Unit Power Supply.....	8-20
8-8 KAPWR Registers and Key Registers.....	8-24
8-9 SCCR Bit Descriptions.....	8-30
8-10 PLPRCR Bit Descriptions.....	8-34
8-11 COLIR Bit Descriptions.....	8-36
8-12 VSRMCR Bit Descriptions.....	8-36
9-1 MPC555 / MPC556 SIU Signals.....	9-4
9-2 Data Bus Requirements For Read Cycles.....	9-30



**Table  
Number**

**Page  
Number**



9-3 Data Bus Contents for Write Cycles .....	9-30
9-4 Priority Between Internal and External Masters over External Bus .....	9-34
9-5 Burst Length and Order .....	9-36
9-6 BURST/TSIZE Encoding .....	9-37
9-7 Address Type Pins.....	9-37
9-8 Address Types Definition.....	9-38
9-9 Termination Signals Protocol.....	9-47
10-1 Timing Attributes Summary .....	10-6
10-2 Programming Rules for Strobes Timing.....	10-19
10-3 Boot Bank Fields Values After Hard Reset.....	10-20
10-4 Write Enable/Byte Enable Signals Function .....	10-21
10-5 Memory Controller Address Map .....	10-27
10-6 MSTAT Bit Descriptions.....	10-28
10-7 BR0 – BR3 Bit Descriptions.....	10-29
10-8 OR0 – OR3 Bit Descriptions .....	10-30
10-9 DMBR Bit Descriptions .....	10-32
10-10 DMOR Bit Descriptions.....	10-33
11-1 DMPU Registers .....	11-6
11-2 Reservation Snoop Support.....	11-9
11-3 L2U_MCR LSHOW Modes .....	11-9
11-4 L2U Show Cycle Support Chart.....	11-12
11-5 L2U (PPC) Register Decode.....	11-12
11-6 Hex Address For SPR Cycles.....	11-13
11-7 L2U_MCR Bit Descriptions .....	11-14
11-8 L2U_RBAX Bit Descriptions .....	11-14
11-9 L2U_RAX Bit Descriptions .....	11-15
11-10 L2U_GRA Bit Descriptions .....	11-16
12-1 STOP and HSPEED Bit Functionality.....	12-2
12-2 Bus Cycles and System Clock Cycles .....	12-3
12-3 ILBS Signal functionality .....	12-5
12-4 IRQMUX Functionality .....	12-5
12-5 UIMB Interface Register Map .....	12-7
12-6 UMCR Bit Descriptions .....	12-8
12-7 UIPEND Bit Descriptions .....	12-9
13-1 Multiplexed Analog Input Channels .....	13-5
13-2 Analog Input Channels .....	13-11
13-3 Queue 1 Priority Assertion.....	13-15
13-4 QADC64 Clock Programmability .....	13-28
13-5 QADC64 Status Flags and Interrupt Sources.....	13-30
13-6 QADC64 Address Map .....	13-32
13-7 QADC64MCR Bit Descriptions .....	13-33
13-8 QADC64INT Bit Descriptions.....	13-34

<b>Table Number</b>	<b>Page Number</b>
13-9 PORTQA, PORTQB Bit Descriptions .....	13-34
13-10 DDRQA Bit Descriptions .....	13-35
13-11 QACR0 Bit Descriptions .....	13-36
13-12 QACR1 Bit Descriptions .....	13-37
13-13 Queue 1 Operating Modes .....	13-38
13-14 QACR2 Bit Descriptions .....	13-39
13-15 Queue 2 Operating Modes .....	13-40
13-16 QASR0 Bit Descriptions .....	13-41
13-17 Queue Status .....	13-42
13-18 QASR0 Bit Descriptions .....	13-43
13-19 CCW Bit Descriptions .....	13-47
13-20 Non-Multiplexed Channel Assignments and Pin Designations .....	13-48
13-21 Multiplexed Channel Assignments and Pin Designations .....	13-48
14-1 QSMCM Register Map .....	14-3
14-2 QSMCM Global Registers .....	14-5
14-3 Interrupt Levels .....	14-6
14-4 QSMCMCR Bit Descriptions .....	14-8
14-5 QDSCI_IL Bit Descriptions .....	14-8
14-6 QSPI_IL Bit Descriptions .....	14-9
14-7 QSMCM Pin Control Registers .....	14-9
14-8 Effect of DDRQS on QSPI Pin Function .....	14-10
14-9 QSMCM Pin Functions .....	14-11
14-10 PQSPAR Bit Descriptions .....	14-12
14-11 DDRQS Bit Descriptions .....	14-13
14-12 QSPI Register Map .....	14-16
14-13 SPCR0 Bit Descriptions .....	14-17
14-14 Bits Per Transfer .....	14-17
14-15 SPCR1 Bit Descriptions .....	14-18
14-16 SPCR2 Bit Descriptions .....	14-19
14-17 SPCR3 Bit Descriptions .....	14-20
14-18 SPSR Bit Descriptions .....	14-21
14-19 Command RAM Bit Descriptions .....	14-23
14-20 QSPI Pin Functions .....	14-24
14-21 Example SCK Frequencies with a 40-MHz IMB Clock .....	14-35
14-22 SCI Registers .....	14-44
14-23 SCCxR0 Bit Descriptions .....	14-45
14-24 SCCxR1 Bit Descriptions .....	14-46
14-25 SCxSR Bit Descriptions .....	14-48
14-26 SCxSR Bit Descriptions .....	14-50
14-27 SCI Pin Functions .....	14-50
14-28 Serial Frame Formats .....	14-51
14-29 Examples of SC1x Baud Rates .....	14-52
14-30 QSCI1CR Bit Descriptions .....	14-60
14-31 QSCI1SR Bit Descriptions .....	14-61
15-1 MIOS1 I/O Ports .....	15-8



**Table  
Number**

**Page  
Number**



15-2	MBISM Address Map .....	15-8
15-3	MIOS1TPCR Bit Descriptions .....	15-9
15-4	MIOS1VNR Bit Descriptions .....	15-9
15-5	MIOS1MCR Bit Descriptions .....	15-10
15-6	MBISM Interrupt Registers Address Map .....	15-10
15-7	MIOS1LVL0 Bit Descriptions .....	15-11
15-8	MIOS1LVL1 Bit Descriptions .....	15-11
15-9	MCPSM Address Map .....	15-13
15-10	MCPSMSCR Bit Descriptions .....	15-13
15-11	MMCSM Address Map .....	15-15
15-12	MMCSMCNT Bit Descriptions .....	15-16
15-13	MMCSMML Bit Descriptions .....	15-16
15-14	MMCSMSCR Bit Descriptions .....	15-17
15-15	MMCSMCR CP and MPWMSMSCR CP Values .....	15-18
15-16	MDASM Address Map .....	15-20
15-17	MDASMSCR Bit Descriptions .....	15-23
15-18	MDASM Mode Selects .....	15-24
15-19	MPWMSM Address Map .....	15-26
15-20	MPWMSMPERR Bit Descriptions .....	15-27
15-21	MPWMSMPULR Bit Descriptions .....	15-27
15-22	MPWMSMCNTR Bit Descriptions .....	15-28
15-23	MPWMSMSCR Bit Descriptions .....	15-29
15-24	PWMSM Output Pin Polarity Selection .....	15-29
15-25	MPIOSM Address Map .....	15-30
15-26	MPIOSMDR Bit Descriptions .....	15-31
15-27	MPIOSMDDR Bit Descriptions .....	15-31
15-28	MIRSM0 Address Map .....	15-34
15-29	MIOS1SR0 Bit Descriptions .....	15-34
15-30	MIOS1ER0 Bit Descriptions .....	15-35
15-31	MIOS1RPR0 Bit Descriptions .....	15-36
15-32	MIRSM1 Address Map .....	15-36
15-33	MIOS1SR1 Bit Descriptions .....	15-37
15-34	MIOS1ER1 Bit Descriptions .....	15-37
15-35	MIOS1RPR1 Bit Descriptions .....	15-38
15-36	MIOS1 Configuration .....	15-44
16-1	Common Extended/Standard Format Frames .....	16-5
16-2	Message Buffer Codes for Receive Buffers .....	16-5
16-3	Message Buffer Codes for Transmit Buffers .....	16-5
16-4	Extended Format Frames .....	16-6
16-5	Standard Format Frames .....	16-6
16-6	Receive Mask Register Bit Values .....	16-8
16-7	Mask Examples for Normal/Extended Messages .....	16-8
16-8	Example IMB Clock, CAN Bit Rate and S-Clock Frequencies .....	16-9
16-9	Interrupt Levels .....	16-19

<b>Table Number</b>		<b>Page Number</b>
16-10	TouCAN Register Map.....	16-21
16-11	TCNMCR Bit Descriptions .....	16-23
16-12	CANICR Bit Descriptions .....	16-25
16-13	CANCTRL0 Bit Descriptions.....	16-25
16-14	RX MODE[1:0] Configuration.....	16-26
16-15	Transmit Pin Configuration .....	16-26
16-16	CANCTRL1 Bit Descriptions.....	16-27
16-17	PRES DIV Bit Descriptions .....	16-28
16-18	CANCTRL2 Bit Descriptions.....	16-28
16-19	TIMER Bit Descriptions.....	16-29
16-20	RXGMSKHI, RXGMSKLO Bit Descriptions .....	16-30
16-21	ESTAT Bit Descriptions .....	16-31
16-22	Transmit Bit Error Status .....	16-32
16-23	Fault Confinement State Encoding .....	16-32
16-24	IMASK Bit Descriptions.....	16-32
16-25	IFLAG Bit Descriptions .....	16-33
16-26	RXECTR, TXECTR Bit Descriptions.....	16-33
17-1	Enhanced TCR1 Prescaler Divide Values .....	17-6
17-2	TCR1 Prescaler Values .....	17-6
17-3	TCR2 Counter Clock Source .....	17-7
17-4	TCR2 Prescaler Control.....	17-8
17-5	TPU3 Register Map .....	17-9
17-6	TPUMCR Bit Descriptions .....	17-11
17-7	DSCR Bit Descriptions.....	17-13
17-8	DSSR Bit Descriptions.....	17-14
17-9	TICR Bit Descriptions .....	17-15
17-10	CIER Bit Descriptions .....	17-15
17-11	CFSRx Bit Descriptions .....	17-16
17-12	HSQRx Bit Descriptions.....	17-17
17-13	HSSRx Bit Descriptions .....	17-18
17-14	CPRx Bit Descriptions .....	17-18
17-15	Channel Priorities .....	17-19
17-16	CISR Bit Descriptions .....	17-19
17-17	TPUMCR2 Bit Descriptions .....	17-20
17-18	Entry Table Bank Location.....	17-21
17-19	IMB Clock Frequency/Minimum Guaranteed Detected Pulse .....	17-21
17-20	TPUMCR3 Bit Descriptions .....	17-21
17-21	Parameter RAM Address Offset Map .....	17-22
18-1	DPTRAM Register Map .....	18-3
18-2	DPTMCR Bit Descriptions .....	18-4
18-3	RAMBAR Bit Descriptions .....	18-5
19-1	CMF Register Programmer's Model .....	19-5
19-2	CMFMCR Bit Descriptions.....	19-6



## Table Number

## Page Number



19-3	CMFTST Bit Descriptions .....	19-8
19-4	CMF Programming Algorithm (v6 and Later) .....	19-8
19-5	CMF Erase Algorithm (v6) .....	19-9
19-6	CMFCTL Bit Descriptions .....	19-10
19-7	EEPROM Array Addressing .....	19-12
19-8	CMF EEPROM Array Address Fields .....	19-12
19-9	Program Interlock State Descriptions .....	19-21
19-10	Results of Programming Margin Read .....	19-22
19-11	Erase Interlock State Descriptions .....	19-26
19-12	System Clock Range .....	19-28
19-13	Clock Period Exponent and Pulse Width Range .....	19-29
19-14	Censorship Control Bits .....	19-31
19-15	Levels of Censorship .....	19-32
19-16	CMF EEPROM Devices Modes and Censorship Status .....	19-33
19-17	NVM Fuse States .....	19-34
20-1	SRAMMCR Bit Descriptions .....	20-3
21-1	VF Pins Instruction Encodings .....	21-3
21-2	VF Pins Queue Flush Encodings .....	21-4
21-3	VFLS Pin Encodings .....	21-4
21-4	Detecting the Trace Buffer Start Point .....	21-7
21-5	Fetch Show Cycles Control .....	21-8
21-6	Instruction Watchpoints Programming Options .....	21-17
21-7	Load/Store Data Events .....	21-18
21-8	Load/Store Watchpoints Programming Options .....	21-19
21-9	The Check Stop State and Debug Mode .....	21-29
21-10	Trap Enable Data Shifted into Development Port Shift Register .....	21-38
21-11	Debug Port Command Shifted Into Development Port Shift Register .....	21-38
21-12	Status / Data Shifted Out of Development Port Shift Register .....	21-39
21-13	Debug Instructions / Data Shifted Into Development Port Shift Register .....	21-40
21-14	Development Support Programming Model .....	21-44
21-15	Development Support Registers Read Access Protection .....	21-45
21-16	Development Support Registers Write Access Protection .....	21-45
21-17	CMPE-CMPD Bit Descriptions .....	21-45
21-18	CMPE-CMPF Bit Descriptions .....	21-46
21-19	BAR Bit Descriptions .....	21-46
21-20	CMPG-CMPH Bit Descriptions .....	21-46
21-21	ICTRL Bit Descriptions .....	21-48
21-22	ISCT_SER Bit Descriptions .....	21-49
21-23	LCTRL1 Bit Descriptions .....	21-50
21-24	LCTRL2 Bit Descriptions .....	21-51
21-25	Breakpoint Counter A Value and Control Register (COUNTA) .....	21-52
21-26	Breakpoint Counter B Value and Control Register (COUNTB) .....	21-53
21-27	ECR Bit Descriptions .....	21-54
21-28	DER Bit Descriptions .....	21-55



## Table Number

## Page Number



22-1 JTAG Interface Pin Descriptions.....	22-3
22-2 Instruction Decoding.....	22-5
22-3 Boundary Scan Bit Definition.....	22-10
A-1 SPR (Special Purpose Registers) .....	A-2
A-2 CMF (CDR MoneT Flash EEPROM) Flash Array .....	A-4
A-3 USIU (Unified System Interface Unit).....	A-5
A-4 CMF (CDR MoneT Flash EEPROM).....	A-8
A-5 DPTRAM (Dual-Port TPU RAM) .....	A-9
A-6 DPTRAM Array.....	A-9
A-7 TPU3 (Time Processor Unit) .....	A-10
A-8 QADC64 (Queued Analog-to-Digital Converter) .....	A-13
A-9 QSMCM (Queued Serial Multi-Channel Module) .....	A-15
A-10 MIOS1 (Modular Input/Output Subsystem) .....	A-16
A-11 TouCAN (CAN 2.0B Controller).....	A-22
A-12 UIMB (U-Bus to IMB3 Bus Interface) .....	A-25
A-13 SRAM (Static RAM Access Memory) .....	A-25
A-14 SRAM (Static RAM Access Memory) Array .....	A-25
D-1 Bank 0 Functions .....	D-2
D-2 Bank 1 Functions .....	D-3
D-3 QOM Bit Encoding .....	D-6
D-4 SIOP Function Valid CHAN_Control Options.....	D-50
D-5 SIOP State Timing .....	D-52
E-1 External Components Value For Different Crystals (Q1) .....	E-4
F-1 Memory Access Times Using Different Buses .....	F-1
F-2 Timing Examples .....	F-2
G-1 Absolute Maximum Ratings .....	G-1
G-2 Thermal Characteristics .....	G-3
G-3 ESD Protection .....	G-6
G-4 DC Electrical Characteristics .....	G-7
G-5 Oscillator and PLL.....	G-12
G-6 Program and Erase Characteristics .....	G-13
G-7 CMF AC and DC Power Supply Characteristics .....	G-14
G-8 Flash Module Life.....	G-14
G-9 CMF Programming Algorithm (v6 and Later) .....	G-15
G-10 CMF Erase Algorithm (v6) .....	G-15
G-11 Bus Operation Timing .....	G-17
G-12 Interrupt Timing .....	G-39
G-13 Debug Port timing .....	G-40
G-14 RESET Timing .....	G-43
G-15 JTAG Timing.....	G-47
G-16 QADC64 Conversion Characteristics (Operating) .....	G-52



**Table  
Number**

**Page  
Number**



G-17	QSPI Timing.....	G-53
G-18	GPIO Timing .....	G-57
G-19	TPU3 Timing.....	G-57
G-20	TouCAN Timing .....	G-58
G-21	MCPSP Timing Characteristics.....	G-59
G-22	MPWMSM Timing Characteristics .....	G-60
G-23	MMCSM Timing Characteristics .....	G-62
G-24	MDASM Timing Characteristics.....	G-65
G-25	MPIO SM Timing Characteristics.....	G-68
H-1	Program and Erase Characteristics .....	H-1
H-2	CMF AC and DC Power Supply Characteristics .....	H-2
H-3	Flash Module Life.....	H-3
H-4	CMF Programming Algorithm (v5) .....	H-3
H-5	CMF Erase Algorithm (v5).....	H-3

