Freescale Semiconductor
Data Sheet: Advanced Information
An Energy-Efficient Solution from Freescale
MC9S08JE128 series
Covers: MC9S08JE128 and MC9S08JE64

## 8-Bit HCS08 Central Processor Unit (CPU)

- Up to $48-\mathrm{MHz}$ CPU above $2.4 \mathrm{~V}, 40 \mathrm{MHz}$ CPU above 2.1 V , and 20 MHz CPU above 1.8 V across temperature of $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$
- HCSO8 instruction set with added BGND instruction
- Support for up to 32 interrupt/reset sources


## On-Chip Memory

- 128 K Dual Array Flash read/program/erase over full operating voltage and temperature
- 12 KB Random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and Flash


## Power-Saving Modes

- Two ultra-low power stop modes. Peripheral clock enable register can disable clocks to unused modules to reduce currents
- Time of Day (TOD) — Ultra-low power $1 / 4 \mathrm{sec}$ counter with up to 64s timeout.
- Ultra-low power external oscillator that can be used in stop modes to provide accurate clock source to the TOD. 6 usec typical wake up time from stop3 mode


## Clock Source Options

- Oscillator (XOSC1) - Loop-control Pierce oscillator; 32.768 kHz crystal or ceramic resonator dedicated for TOD operation.
- Oscillator (XOSC2) - for high frequency crystal input for MCG reference to be used for system clock and USB operations.
- Multipurpose Clock Generator (MCG) - PLL and FLL; precision trimming of internal reference allows $0.2 \%$ resolution and $2 \%$ deviation over temperature and voltage; supports CPU frequencies from 4 kHz to 48 MHz .


## System Protection

- Watchdog computer operating properly (COP) reset Watchdog computer operating properly (COP) reset with option to run from dedicated $1-\mathrm{kHz}$ internal clock source or bus clock
- Low-voltage detection with reset or interrupt; selectable trip points; separate low-voltage warning with optional interrupt; selectable trip points
- Illegal opcode and illegal address detection with reset
- Flash block protection for each array to prevent accidental write/erasure
- Hardware CRC to support fast cyclic redundancy checks


## Development Support

- Single-wire background debug interface
- Real-time debug with 6 hardware breakpoints (4 PC, 1 address and 1 data) Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- On-chip in-circuit emulator (ICE) debug module containing 3 comparators and 9 trigger modes


## Peripherals

- CMT- Carrier Modulator timer for remote control communications. Carrier generator, modulator and driver for dedicated infrared out. Can be used as an output compare timer.
- IIC- Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven


64-LQFP $10 \mathrm{~mm} \times 10 \mathrm{~mm}$

byte-by-byte data transfer; supports broadcast mode and 11-bit addressing

- PRACMP - Analog comparator with selectable interrupt; compare option to programmable internal reference voltage; operation in stop3
- $\mathbf{S C I}$ - Two serial communications interfaces with optional 13-bit break; option to connect Rx input to PRACMP output on SCl1 and SCl2; High current drive on Tx on SCl 1 and SCl 2 ; wake-up from stop3 on Rx edge
- SPI1- Serial peripheral interface (SPI) with 64-bit FIFO buffer; 16-bit or 8-bit data transfers; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- SPI2- Serial peripheral interface with full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
- TPM - Two 4-channel Timer/PWM Module; Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; external clock input/pulse accumulator
- USB - Supports USB in full-speed device configuration. On-chip transceiver and 3.3 V regulator help save system cost, fully compliant with USB Specification 2.0. Allows control, bulk, interrupt and isochronous transfers.
- ADC12 - 12-bit Successive approximation ADC with up to 4 dedicated differential channels and 8 single-ended channels; range compare function; $1.7 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V , Configurable hardware trigger for 8 Channel select and result registers
- PDB - Programmable delay block with 16-bit counter and modulus and prescale to set reference clock to bus divided by 1 to bus divided by 2048; 8 trigger outputs for ADC12 module provides periodic coordination of ADC sampling sequence with sequence completion interrupt; Back-to-Back mode and Timed mode
- DAC - 12-bit resolution; 16-word data buffers with configurable watermark.
Input/Output
- Up to 47 GPIOs and 2 output-only pin and 1 input-only pin.
- Voltage Reference output (VREFO).
- Dedicated infrared output pin (IRO) with high current sink capability.
- Up to 16 KBI pins with selectable polarity.


## Package Options

- 81-MBGA $10 \times 10 \mathrm{~mm}$
- 80-LQFP $12 \times 12 \mathrm{~mm}$
- 64-LQFP $10 \times 10 \mathrm{~mm}$

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## Contents

1 Devices in the MC9S08JE128 series2 Preliminary Electrical Characteristics ..... 12
2.1 Parameter Classification ..... 12
2.2 Absolute Maximum Ratings ..... 13
2.3 Thermal Characteristics ..... 14
2.4 Electrostatic Discharge (ESD) Protection Characteristics ..... 15
2.5 DC Characteristics ..... 16
2.6 Supply Current Characteristics ..... 19
2.7 Comparator (PRACMP) Electricals ..... 21
2.8 12-Bit Digital-to-Analog Converter (DAC12LV) Electricals ..... 22
2.9 ADC Characteristics ..... 23
2.10 MCG and External Oscillator (XOSC) Characteristics ..... 28
2.11 AC Characteristics ..... 31
2.12 SPI Characteristics ..... 32
2.13 Flash Specifications ..... 35
2.14 USB Electricals ..... 36
3 2.15 VREF Specifications ..... 35
3 Ordering Information ..... 41
3.1 Device Numbering System ..... 42
3.2 Package Information. ..... 42
3.3 Mechanical Drawings ..... 42
4 Revision History ..... 43

## Related Documentation

Find the most current versions of all documents at: http://www.freescale.com.

## Reference Manual —MC9S08JE128RM <br> Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

This document contains information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2009-2010. All rights reserved.

## 1 Devices in the MC9S08JE128 series

The following table summarizes the feature set available in the MC9S08JE128 series of MCUs.

Table 1. MC9S08JE128 series Features by MCU and Package

| Feature | MC9S08JE128 |  |  | MC9S08JE64 |
| :---: | :---: | :---: | :---: | :---: |
| Pin quantity | 81 | 80 | 64 | 64 |
| FLASH size (bytes) | 131072 |  |  | 65535 |
| RAM size (bytes) | 12K |  |  | 12K |
| Programmable Analog Comparator (PRACMP) | yes |  |  | yes |
| Debug Module (DBG) | yes |  |  | yes |
| Multipurpose Clock Generator (MCG) | yes |  |  | yes |
| Inter-Integrated Communication (IIC) | yes |  |  | yes |
| Interrupt Request Pin (IRQ) | yes |  |  | yes |
| Keyboard Interrupt (KBI) | 16 | 16 | 7 | 7 |
| Port I/O¹ | 47 | 46 | 33 | 33 |
| Dedicated Analog Input Pins | 12 |  |  | 12 |
| Power and Ground Pins | 8 |  |  | 8 |
| Time Of Day (TOD) | yes |  |  | yes |
| Serial Communications (SCl1) | yes |  |  | yes |
| Serial Communications (SCl2) | yes |  |  | yes |
| Serial Peripheral Interface 1 (SPI1 (FIFO)) | yes |  |  | yes |
| Serial Peripheral Interface 2 (SPI2) | yes |  |  | yes |
| Carrier Modulator Timer pin (IRO) | yes |  |  | yes |
| TPM input clock pin (TPMCLK) | yes |  |  | yes |
| TPM1 channels | 4 |  |  | 4 |
| TPM2 channels | 4 | 4 | 2 | 2 |
| XOSC1 | yes |  |  | yes |
| XOSC2 | yes |  |  | yes |
| USB | yes |  |  | yes |
| Programmable Delay Block (PDB) | yes |  |  | yes |
| SAR ADC differential channels ${ }^{2}$ | 4 | 4 | 3 | 3 |
| SAR ADC single-ended channels | 8 | 8 | 6 | 6 |
| Voltage reference output pin (VREFO) | yes |  |  | yes |

[^0]${ }^{2}$ Each differential channel is comprised of 2 pin inputs.

## Devices in the MC9S08JE128 series

A complete description of the modules included on each device is provided in the following table.

Table 2. Versions of On-Chip Modules

| Module | Version |
| :--- | :---: |
| Analog-to-Digital Converter (ADC12) | 1 |
| Digital to Analog Converter (DAC) | 1 |
| Programmable Delay Block | 1 |
| Inter-Integrated Circuit (IIC) | 3 |
| Central Processing Unit (CPU) | 5 |
| On-Chip In-Circuit Debug/Emulator (DBG) | 3 |
| Multi-Purpose Clock Generator (MCG) | 3 |
| Low Power Oscillator (XOSCVLP) | 1 |
| Carrier Modulator Timer (CMT) | 1 |
| Programable Analog Comparator (PRACMP) | 1 |
| Serial Communications Interface (SCI) | 4 |
| Serial Peripheral Interface (SPI) | 5 |
| Time of Day (TOD) | 1 |
| Universal Serial Bus (USB) | 1 |
| Timer Pulse-Width Modulator (TPM) | 3 |
| System Integration Module (SIM) | 1 |
| Cyclic Redundancy Check (CRC) | 3 |
| Keyboard Interrupt (KBI) | 2 |
| Voltage Reference (VREF) | 1 |
| Voltage Regulator (VREG) | 1 |
| Interrupt Request (IRQ) | 3 |
| Flash Wrapper | 1 |
| GPIO | 2 |
| Port Control | 1 |
|  |  |

The block diagram in Figure 1 shows the structure of the MC9S08JE128 series MCU.


Figure 1. MC9S08JE128 series Block Diagram

## Devices in the MC9S08JE128 series

### 1.1 Pin Assignments

This section shows the pin assignments for the MC9S08JE128 series devices.

### 1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration.


Figure 2. 64-Pin LQFP

### 1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.


Figure 3. 80-Pin LQFP

Devices in the MC9S08JE128 series

### 1.1.3 81-Pin MAPBGA

The following figure shows the 81-pin MAPBGA pinout configuration.

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | IRO | PTG0 | PTF6 | USB_DP | VBUS | WUSB33 | PTF4 | PTF3 | PTE4 |
| B | PTF7 | PTAO | PTG1 | USB_DM | PTF5 | PTET | PTF1 | PTFO | PTE3 |
| C | PTA4 | PTA5 | PTA6 | PTA1 | PTF2 | PTE6 | PTES | PTE2 | PTE1 |
| D |  | PTA7 | PTB0 | PTB1 | PTA2 | PTA3 | PTD5 | PTD7 | PTE0 |
| E |  | DADM2 |  | VDD2 | VDD3 | VDD1 | PTD2 | PTD3 | PTD6 |
| F |  | DADP2 |  | VSS2 | VSS3 | VSS1 | PTB7 | PTC7 | PTD4 |
| G | DADP0 | DACO | DADP3 | DADM3 | VREEO | PTB6 | PTCO | PTC1 | PTC2 |
| H | DADMO | DADM1 | DADP1 |  | PTC3 | PTCA | PTD0 | PTC5 | PTC6 |
| J | VSSA | VREFL | VREFH | VDDA | PTB2 | PTB3 | PTD1 | PTB4 | PTB5 |

Figure 4. 81-Pin MAPBGA

### 1.2 Pin Assignments by Packages

Table 3. Package Pin Assignments

| Package |  |  | Default Function | ALT1 | ALT2 | ALT3 | Composite Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 믄 } \\ & \text { O } \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \text { ! } \\ & \text { O } \\ & \text { J } \\ & \hline \end{aligned}$ |  |  |  |  |  |
| B2 | 1 | 1 | PTA0 | $\overline{\text { SS1 }}$ | - | - | PTA0/SS1 |
| A1 | 2 | 2 | IRO | - | - | - | IRO |
| C4 | 3 | - | PTA1 | KBI1P0 | TX1 | - | PTA1/KBI1P0/TX1 |
| D5 | 4 | - | PTA2 | KBI1P1 | RX1 | ADP4 | PTA2/KBI1P1/RX1/ADP4 |
| D6 | 5 | - | PTA3 | KBI1P2 | ADP5 | - | PTA3/KBI1P2/ADP5 |
| C1 | 6 | 3 | PTA4 | - | - | - | PTA4 |
| C2 | 7 | 4 | PTA5 | - | - | - | PTA5 |
| C3 | 8 | 5 | PTA6 | - | - | - | PTA6 |
| D2 | 9 | 6 | PTA7 | - | - | - | PTA7 |
| D3 | 10 | 7 | PTB0 | - | - | - | PTB0 |
| D4 | 11 | 8 | PTB1 | $\overline{\text { BLMS }}$ | - | - | PTB1/BLMS |
| J1 | 12 | 9 | VSSA | - | - | - | VSSA |
| J2 | 13 | 10 | VREFL | - | - | - | VREFL |
| D1 | 14 | 11 | NC | - | - | - | NC |
| E1 | 15 | 12 | NC | - | - | - | NC |
| F2 | 16 | 13 | DADP2 | - | - | - | DADP2 |
| F1 | 17 | 14 | NC | - | - | - | NC |
| E2 | 18 | 15 | DADM2 | - | - | - | DADM2 |
| F3 | 19 | 16 | NC | - | - | - | NC |
| E3 | 20 | 17 | NC | - | - | - | NC |
| G2 | 21 | 18 | DACO | - | - | - | DACO |
| G3 | 22 | 19 | DADP3 | - | - | - | DADP3 |
| H4 | 23 | 20 | NC | - | - | - | NC |
| G4 | 24 | 21 | DADM3 | - | - | - | DADM3 |
| G1 | 25 | 22 | DADP0 | - | - | - | DADP0 |
| H1 | 26 | 23 | DADM0 | - | - | - | DADM0 |
| G5 | 27 | 24 | VREFO | - | - | - | VREFO |
| H3 | 28 | - | DADP1 | - | - | - | DADP1 |
| H2 | 29 | - | DADM1 | - | - | - | DADM1 |

## Devices in the MC9S08JE128 series

Table 3. Package Pin Assignments (Continued)

| Package |  |  | Default Function | ALT1 | ALT2 | ALT3 | Composite Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| J3 | 30 | 25 | VREFH | - | - | - | VREFH |
| J4 | 31 | 26 | VDDA | - | - | - | VDDA |
| F4 | 32 | 27 | VSS2 | - | - | - | VSS2 |
| J5 | 33 | 28 | PTB2 | EXTAL1 | - | - | PTB2/EXTAL1 |
| J6 | 34 | 29 | PTB3 | XTAL1 | - | - | PTB3/XTAL1 |
| E4 | 35 | 30 | VDD2 | - | - | - | VDD2 |
| J8 | 36 | 31 | PTB4 | EXTAL2 | - | - | PTB4/EXTAL2 |
| J9 | 37 | 32 | PTB5 | XTAL2 | - | - | PTB5/XTAL2 |
| G6 | 38 | - | PTB6 | KBI1P3 | - | - | PTB6/KBI1P3 |
| F7 | 39 | - | PTB7 | KBI1P4 | - | - | PTB7/KBI1P4 |
| G7 | 40 | 33 | PTC0 | MOSI2 | - | - | PTC0/MOSI2 |
| G8 | 41 | 34 | PTC1 | MISO2 | - | - | PTC1/MISO2 |
| G9 | 42 | 35 | PTC2 | KBI1P5 | SPSCK2 | ADP6 | PTC2/KBI1P5/SPSCK2/ADP6 |
| H5 | 43 | 36 | PTC3 | KBI1P6 | SS2 | ADP7 | PTC3/KB11P6/डS2/ADP7 |
| H6 | 44 | 37 | PTC4 | KBI1P7 | CMPP0 | ADP8 | PTC4/KBI1P7/CMPP0/ADP8 |
| H8 | 45 | 38 | PTC5 | KBI2P0 | CMPP1 | ADP9 | PTC5/KBI2P0/CMPP1/ADP9 |
| H9 | 46 | 39 | PTC6 | KBI2P1 | PRACMPO | ADP10 | PTC6/KBI2P1/PRACMPO/ADP10 |
| F8 | 47 | 40 | PTC7 | KBI2P2 | CLKOUT | ADP11 | PTC7/KBI2P2/CLKOUT/ADP11 |
| H7 | 48 | 41 | PTD0 | BKGD | MS | - | PTD0/BKGD/MS |
| J7 | 49 | 42 | PTD1 | CMPP2 | $\overline{\text { RESET }}$ | - | PTD1/CMPP2/RESET |
| E7 | 50 | 43 | PTD2 | TPM1CH0 | - | - | PTD2TPM1CH0 |
| E8 | 51 | 44 | PTD3 | TPM1CH1 | - | - | PTD3/TPM1CH1 |
| F9 | 52 | 45 | PTD4 | SDA | TPM1CH2 | - | PTD4/SDA/TPM1CH2 |
| D7 | 53 | 46 | PTD5 | SCL | TPM1CH3 | - | PTD5/SCL/TPM1CH3 |
| E9 | 54 | 47 | PTD6 | TX1 | - | - | PTD6/TX1 |
| D8 | 55 | 48 | PTD7 | RX1 | - | - | PTD7/RX1 |
| D9 | 56 | - | PTE0 | KBI2P3 | - | - | PTE0/KBI2P3 |
| C9 | 57 | - | PTE1 | KBI2P4 | - | - | PTE1/KBI2P4 |
| C8 | 58 | - | PTE2 | KBI2P5 | - | - | PTE2/KBI2P5 |
| B9 | 59 | - | PTE3 | KBI2P6 | - | - | PTE3/KBI2P6 |
| A9 | 60 | 49 | PTE4 | CMPP3 | TPMCLK | IRQ | PTE4/CMPP3/TPMCLK/IRQ |

Table 3. Package Pin Assignments (Continued)

| Package |  |  | Default Function | ALT1 | ALT2 | ALT3 | Composite Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathbb{1} \\ & 0 \\ & 0 \\ & \frac{1}{4} \\ & \Sigma \\ & \infty \end{aligned}$ | $\begin{aligned} & \text { 민 } \\ & \text { O } \\ & \text { O } \end{aligned}$ |  |  |  |  |  |  |
| F5 | 61 | 50 | VSS3 | - | - | - | VSS3 |
| E5 | 62 | 51 | VDD3 | - | - | - | VDD3 |
| C7 | 63 | 52 | PTE5 | TX2 | - | - | PTE5/TX2 |
| C6 | 64 | 53 | PTE6 | RX2 | - | - | PTE6/RX2 |
| B6 | 65 | - | PTE7 | TPM2CH3 | - | - | PTE7/TPM2CH3 |
| B8 | 66 | - | PTF0 | TPM2CH2 | - | - | PTF0/TPM2CH2 |
| B7 | 67 | 54 | PTF1 | RX2 | TPM2CH1 | - | PTF1/RX2/TPM2CH1 |
| C5 | 68 | 55 | PTF2 | TX2 | TPM2CH0 | - | PTF2/TX2/TPM2CH0 |
| A8 | 69 | - | PTF3 | SCL | - | - | PTF3/SCL |
| A7 | 70 | - | PTF4 | SDA | - | - | PTF4/SDA |
| B5 | 71 | - | PTF5 | KBI2P7 | - | - | PTF5/KBI2P7 |
| A6 | 72 | 56 | VUSB33 | - | - | - | VUSB33 |
| B4 | 73 | 57 | USB_DM | - | - | - | USB_DM |
| A4 | 74 | 58 | USB_DP | - | - | - | USB_DP |
| A5 | 75 | 59 | VBUS | - | - | - | VBUS |
| F6 | 76 | 60 | VSS1 | - | - | - | VSS1 |
| E6 | 77 | 61 | VDD1 | - | - | - | VDD1 |
| A3 | 78 | 62 | PTF6 | MOSI1 | - | - | PTF6/MOSI1 |
| B1 | 79 | 63 | PTF7 | MISO1 | - | - | PTF7/MISO1 |
| A2 | 80 | 64 | PTG0 | SPSCK1 | - | - | PTG0/SPSCK1 |
| B3 | - | - | PTG1 | - | - | - | PTG1 |

## Preliminary Electrical Characteristics

## 2 Preliminary Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MC9S08JE128/64 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.
The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

## NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

### 2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

| $\mathbf{P}$ | Those parameters are guaranteed during production testing on each individual device. |
| :---: | :--- |
| $\mathbf{C}$ | Those parameters are achieved by the design characterization by measuring a statistically relevant <br> sample size across process variations. |
| $\mathbf{T}$ | Those parameters are achieved by design characterization on a small sample size from typical devices <br> under typical conditions unless otherwise noted. All values shown in the typical column are within this <br> category. |
| D | Those parameters are derived mainly from simulations. |

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

Table 5. Absolute Maximum Ratings

| $\#$ | Rating | Symbol | Value | Unit |
| :---: | :--- | :---: | :---: | :---: |
| 1 | Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +3.8 | V |
| 2 | Maximum current into $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{I}_{\mathrm{DD}}$ | 120 | mA |
| 3 | Digital input voltage | $\mathrm{V}_{\mathrm{In}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| 4 | Instantaneous maximum current <br> Single pin limit (applies to all port pins) <br>  <br> $1,2,3$ | $\mathrm{I}_{\mathrm{D}}$ | $\pm 25$ | mA |
| 5 | Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

1 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive $\left(\mathrm{V}_{\mathrm{DD}}\right)$ and negative $\left(\mathrm{V}_{\mathrm{SS}}\right)$ clamp voltages, then use the larger of the two resistance values.
2 All functional non-supply pins are internally clamped to $V_{S S}$ and $V_{D D}$.
3 Power supply must maintain regulation within operating $\mathrm{V}_{\mathrm{DD}}$ range during instantaneous and operating maximum current conditions. If positive injection current $\left(V_{I n}>V_{D D}\right)$ is greater than $I_{D D}$, the injection current may flow out of $V_{D D}$ and could result in external power supply going out of regulation. Ensure external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

## Preliminary Electrical Characteristics

### 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ into account in power calculations, determine the difference between actual pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ and multiply by the pin current for each $\mathrm{I} / \mathrm{O}$ pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\mathrm{DD}}$ will be very small.

Table 6. Thermal Characteristics

| \# | Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range (packaged): |  | ${ }^{\circ} \mathrm{C}$ |
|  |  | MC9S08JE128 | -40 to 105 |  |
|  |  | MC9S08JE64 | -40 to 105 |  |
| 2 | TJMAX | Maximum junction temperature | 135 | ${ }^{\circ} \mathrm{C}$ |
| 3 | $\theta_{\text {JA }}$ | Thermal resistance ${ }^{1,2,3,4}$ Single-layer board - 1s |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 81-pin MBGA | 77 |  |
|  |  | 80-pin LQFP | 55 |  |
|  |  | 64-pin LQFP | 68 |  |
| 4 | $\theta_{\text {JA }}$ | Thermal resistance ${ }^{1,2,3,4}$ Four-layer board - 2 s 2 p |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 81-pin MBGA | 47 |  |
|  |  | 80-pin LQFP | 40 |  |
|  |  | 64-pin LQFP | 49 |  |

1 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2 Junction to Ambient Natural Convection
3 1s - Single layer board, one signal layer
$42 s 2 p$ - Four layer board, 2 signal and 2 power layers
The average chip-junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ in ${ }^{\circ} \mathrm{C}$ can be obtained from:

$$
\begin{equation*}
T_{J}=T_{A}+\left(P_{D} \times \theta_{J A}\right) \tag{Eqn. 1}
\end{equation*}
$$

where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, ${ }^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=$ Package thermal resistance, junction-to-ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\text {int }}+\mathrm{P}_{\mathrm{I} / \mathrm{O}}$
$P_{i n t}=I_{D D} \times V_{D D}$, Watts - chip internal power
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}=$ Power dissipation on input and output pins - user determined
For most applications, $\mathrm{P}_{\mathrm{I} / \mathrm{O}} \ll \mathrm{P}_{\mathrm{int}}$ and can be neglected. An approximate relationship between $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ (if $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is neglected) is:

$$
P_{D}=K \div\left(T_{J}+273^{\circ} C\right)
$$

Solving Equation 1 and Equation 2 for K gives:

$$
\begin{equation*}
K=P_{D} \times\left(T_{A}+273^{\circ} C\right)+\theta_{J A} \times\left(P_{D}\right)^{2} \tag{Eqn. 3}
\end{equation*}
$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring $\mathrm{P}_{\mathrm{D}}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$, the values of $P_{D}$ and $T_{J}$ can be obtained by solving Equation 1 and Equation 2 iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

### 2.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.
All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 7. ESD and Latch-up Test Conditions

| Model | Description | Symbol | Value | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Human Body | Series Resistance | R 1 | 1500 | $\Omega$ |
|  | Storage Capacitance | C | 100 | pF |
|  | Number of Pulse per pin | - | 3 | - |
| Machine | Series Resistance | R 1 | 0 | $\Omega$ |
|  | Storage Capacitance | C | 200 | pF |
|  | Number of Pulse per pin | - | 3 | - |
| Latch-up | Minimum input voltage limit | - | -2.5 | V |
|  | Maximum input voltage limit | - | 7.5 | V |

Table 8. ESD and Latch-Up Protection Characteristics

| $\#$ | Rating | Symbol | Min | Max | Unit | C |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Human Body Model (HBM) | $\mathrm{V}_{\mathrm{HBM}}$ | $\pm 2000$ | - | V | T |
| 2 | Machine Model (MM) | $\mathrm{V}_{\mathrm{MM}}$ | $\pm 200$ | - | V | T |
| 3 | Charge Device Model (CDM) | $\mathrm{V}_{\mathrm{CDM}}$ | $\pm 500$ | - | V | T |
| 4 | Latch-up Current at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | $\mathrm{l}_{\text {LAT }}$ | $\pm 100$ | - | mA | T |

## Preliminary Electrical Characteristics

### 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 9. DC Characteristics


Table 9. DC Characteristics (Continued)

| Num | Symbol | Characteristic | Condition | Min | Typ ${ }^{1}$ | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | $\mathrm{V}_{\mathrm{IL}}$ | Input low voltage all digital inputs |  |  |  |  |  |  |
|  |  |  | all digital inputs, $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | - | - | $\begin{gathered} 0.35 x \\ V_{D D} \end{gathered}$ | V | P |
|  |  |  | all digital inputs, $\begin{gathered} 2.7>\mathrm{V}_{\mathrm{DD}} \geq \\ 1.8 \mathrm{~V} \end{gathered}$ | - | - | $\begin{gathered} 0.30 \mathrm{x} \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ | V | P |
| 8 | $\mathrm{V}_{\text {hys }}$ | Input hysteresis all digital inputs | - | $\begin{gathered} 0.06 \mathrm{x} \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ | - | - | mV | C |
| 9 | $\\|_{\text {In }}$ | Input leakage  <br> current all input only <br> pins  <br> (Per pin)  | $\begin{gathered} \mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}} \text { or } \\ \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | - | $\begin{gathered} \hline 0.25 \\ \text { (TBD) } \end{gathered}$ | $\mu \mathrm{A}$ | P |
| 10 | \|loz| | $\mathrm{Hi}-\mathrm{Z}$ (off-state) all input/output <br> leakage current (per pin) | $\begin{gathered} \mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}} \text { or } \\ \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | - | 1(TBD) | $\mu \mathrm{A}$ | P |
| 11 | \|loz| | Leakage current all input/output <br> for analog output (per pin) <br> pins (DACO,  <br> VREFO)  | $\begin{gathered} \mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}} \text { or } \\ \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | - | (TBD) | $\mu \mathrm{A}$ | P |
| 12 | $\left\|I_{\text {InT }}\right\|$ | Total Leakage Current $^{3}$$\quad$ For all pins |  | - | - | 2 | $\mu \mathrm{A}$ | D |
| 13 | $\mathrm{R}_{\mathrm{PU}}$ | Pull-up resistors | - | 17.5 | - | 52.5 | $\mathrm{k} \Omega$ | P |
| 14 | $\mathrm{R}_{\mathrm{PD}}$ | Internal pull-down resistors ${ }^{4}$ | - | 17.5 | - | 52.5 | $\mathrm{k} \Omega$ | P |
| 15 | $I_{\text {IC }}$ |  |  |  |  |  |  |  |
|  |  |  |  | -0.2 | - | 0.2 | mA | D |
|  |  | Total MCU limit, includes sum of all stressed pins |  |  |  |  |  |  |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{SS}}>\mathrm{V}_{I N}> \\ \mathrm{V}_{\mathrm{DD}} \end{gathered}$ | -5 | - | 5 | mA | D |
| 16 | $\mathrm{C}_{\mathrm{ln}}$ | Input Capacitance, all pins | - | - | - | 8 | pF | C |
| 17 | $\mathrm{V}_{\text {RAM }}$ | RAM retention voltage | - | - | 0.6 | 1.0 | V | C |
| 18 | $\mathrm{V}_{\text {POR }}$ | POR re-arm voltage ${ }^{8}$ | - | 0.9 | 1.4 | 1.79 | V | C |
| 19 | $\mathrm{t}_{\text {POR }}$ | POR re-arm time | - | 10 | - | - | $\mu \mathrm{S}$ | D |

## Preliminary Electrical Characteristics

Table 9. DC Characteristics (Continued)

| Num | Symbol | Characteristic | Condition | Min | Typ ${ }^{1}$ | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | $\mathrm{V}_{\mathrm{LVDH}}{ }^{9}$ | Low-voltage $\mathrm{V}_{\mathrm{DD}}$ falling <br> detection  <br> threshold -  <br> high range  |  |  |  |  |  |  |
|  |  |  | - | 2.11 | 2.16 | 2.22 | V | P |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ rising |  |  |  |  |  |  |
|  |  |  | - | 2.16 | 2.23 | 2.27 | V | P |
| 21 | V LVDL | Low-voltage $\quad V_{D D}$ fallingdetectionthreshold -low range ${ }^{9}$ |  |  |  |  |  |  |
|  |  |  | - | 1.80 | 1.84 | 1.88 | V | P |
|  |  | $\overline{V_{D D} \text { rising }}$ |  |  |  |  |  |  |
|  |  |  | - | 1.88 | 1.93 | 1.96 | V | P |
| 22 | $\mathrm{V}_{\text {LVWH }}$ | Low-voltage <br> warning <br> threshold -9 <br> high range $^{9}$  <br>   <br>   <br>  $\mathrm{~V}_{\mathrm{DD}}$ falling |  |  |  |  |  |  |
|  |  |  | - | 2.36 | 2.46 | 2.56 | V | P |
|  |  |  |  |  |  |  |  |  |
|  |  |  | - | 2.36 | 2.46 | 2.56 | V | P |
| 23 | $\mathrm{V}_{\text {LVWL }}$ | Low-voltage <br> warning <br> threshold - $\mathrm{V}_{\mathrm{DD}}$ falling <br> low range ${ }^{9}$  <br>   <br>   <br>   <br>  $\mathrm{~V}_{\mathrm{DD}}$ rising |  |  |  |  |  |  |
|  |  |  | - | 2.11 | 2.16 | 2.22 | V | P |
|  |  |  |  |  |  |  |  |  |
|  |  |  | - | 2.16 | 2.23 | 2.27 | V | P |
| 24 | $\mathrm{V}_{\text {hys }}$ | Low-voltage inhibit reset/recover hysteresis ${ }^{10}$ | - | - | 50 | - | mV | C |
| 25 | $\mathrm{V}_{\mathrm{BG}}$ | Bandgap Voltage Reference ${ }^{11}$ | - | 1.15 | 1.17 | 1.18 | V | P |

1 Typical values are measured at $25^{\circ} \mathrm{C}$. Characterized, not tested
2 As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V ${ }_{\text {LVDL }}$.
3 Total Leakage current is the sum value for all GPIO pins; this leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA .
4 Measured with $V_{\text {In }}=V_{D D}$.
${ }^{5}$ All functional non-supply pins are internally clamped to $V_{S S}$ and $V_{D D}$.
6 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

7 Power supply must maintain regulation within operating $V_{D D}$ range during instantaneous and operating maximum current conditions. If positive injection current $\left(V_{I n}>V_{D D}\right)$ is greater than $I_{D D}$, the injection current may flow out of $\mathrm{V}_{\mathrm{DD}}$ and could result in external power supply going out of regulation. Ensure external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
8 Maximum is highest voltage that POR is guaranteed.
${ }^{9}$ Run at 1 MHz bus frequency
${ }^{10}$ Low voltage detection and warning limits measured at 1 MHz bus frequency.
${ }^{11}$ Factory trimmed at $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}$

## Preliminary Electrical Characteristics

### 2.6 Supply Current Characteristics

## Table 10. Supply Current Characteristics



Table 10. Supply Current Characteristics (Continued)

| \# | Symbol | Parameter | Bus <br> Freq | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | Typ ${ }^{1}$ | Max | Unit | Temp ( ${ }^{\circ} \mathrm{C}$ ) | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | WI ${ }_{\text {DD }}$ | Wait mode FEI mode, all modules OFFsupply cur-rent |  |  |  |  |  |  |  |
|  |  |  | 24 MHz | 3 | TBD | 6 | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | C |
|  |  |  | 20 MHz | 3 | TBD | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 8 MHz | 3 | TBD | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 1 MHz | 3 | TBD | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
| 6 | S21 ${ }_{\text {DD }}$ | Stop2 mode supply current |  |  |  |  |  |  |  |
|  |  |  | N/A | 3 | 0.39 | 0.6 | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | P |
|  |  |  | N/A | 3 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 3 | 7 | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 3 | 16 | TBD | $\mu \mathrm{A}$ | 105 | P |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 105 | C |
| 7 | S3I ${ }_{\text {DD }}$ | Stop3mode No clocks active supply current |  |  |  |  |  |  |  |
|  |  |  | N/A | 3 | 0.55 | 0.9 | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | P |
|  |  |  | N/A | 3 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 3 | 14 | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 3 | 37 | TBD | $\mu \mathrm{A}$ | 105 | P |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 2 | 14 | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 105 | C |

1 Data in Typical column was characterized at $3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.

## Preliminary Electrical Characteristics

Table 11. Typical Stop Mode Adders

| \# | Parameter | Condition | Temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |  |  | Units | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -40 | 25 | 70 | 85 | 105 |  |  |
| 1 | LPO | - | 50 | 75 | 100 | 150 | 250 | nA | D |
| 2 | EREFSTEN | RANGE $=\mathrm{HGO}=0$ | $\begin{gathered} 600 \\ \text { (TBD) } \end{gathered}$ | $\begin{gathered} 650 \\ (T B D) \end{gathered}$ | $\begin{gathered} 750 \\ \text { (TBD) } \end{gathered}$ | $\begin{gathered} 850 \\ (\text { TBD }) \end{gathered}$ | $\begin{gathered} 1000 \\ (\text { TBD }) \end{gathered}$ | nA | D |
| 3 | IREFSTEN ${ }^{1}$ | - | 68 | 70 | 77 | 86 | 120 | $\mu \mathrm{A}$ | T |
| 4 | TOD | Does not include clock source current | 50 | 75 | 100 | 150 | 250 | nA | D |
| 5 | LVD ${ }^{1}$ | LVDSE = 1 | 114 | 115 | 123 | 135 | 170 | $\mu \mathrm{A}$ | T |
| 6 | ACMP ${ }^{1}$ | Not using the bandgap ( $\mathrm{BGBE}=0$ ) | 18 | 20 | 23 | 33 | 65 | $\mu \mathrm{A}$ | T |
| 7 | ADC ${ }^{1}$ | ADLPC = ADLSMP = 1 <br> Not using the bandgap $(B G B E=0)$ | 75 | 85 | 100 | 115 | 165 | $\mu \mathrm{A}$ | T |
| 8 | DAC ${ }^{1}$ | High power mode; no load on DACO | 500 | 500 | 500 | 500 | 500 | $\mu \mathrm{A}$ | T |

${ }^{1}$ Not available in stop2 mode.

### 2.7 PRACMP Electricals

Table 12. PRACMP Electrical Specifications

| $\#$ | Characteristic | Symbol | Min | Typical | Max | Unit | $\mathbf{C}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply voltage | $\mathrm{V}_{\text {PWR }}$ | 1.8 | - | 3.6 | V | P |
| 2 | Supply current (active) (PRG enabled) | $\mathrm{I}_{\text {DDACT1 }}$ | - | - | 60 | $\mu \mathrm{~A}$ | C |
| 3 | Supply current (active) (PRG disabled) | $\mathrm{I}_{\text {DDACT2 }}$ | - | - | 40 | $\mu \mathrm{~A}$ | C |
| 4 | Supply current (ACMP and PRG all <br> disabled) | $\mathrm{I}_{\mathrm{DDDIS}}$ | - | - | 2 | nA | D |
| 5 | Analog input voltage | VAIN | $\mathrm{V}_{\text {SS }}-0.3$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | - |
| 6 | Analog input offset voltage | VAIO | - | 5 | 40 | mV | T |
| 7 | Analog comparator hysteresis | $\mathrm{V}_{\mathrm{H}}$ | 3.0 | - | 20.0 | mV | T |
| 8 | Analog input leakage current | I |  | - | - | 1 | nA |
| 9 | Analog comparator initialization delay | tAINIT | - | - | 1.0 | $\mu \mathrm{D}$ | T |

Table 12. PRACMP Electrical Specifications

| $\#$ | Characteristic | Symbol | Min | Typical | Max | Unit | $\mathbf{C}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Programmable reference generator inputs | $\mathrm{V}_{\text {In2 }}\left(\mathrm{V}_{\mathrm{DD} 25}\right)$ | 1.8 | - | 2.75 | V | - |
| 11 | Programmable reference generator setup <br> delay | $\mathrm{t}_{\text {PRGST }}$ | - | 1 | - | $\mu \mathrm{s}$ | D |
| 12 | Programmable reference generator step <br> size | Vstep | -0.25 | 1 | 0.25 | LSB | D |
| 13 | Programmable reference generator voltage <br> range | Vprgout | $\mathrm{V}_{\text {In }} / 32$ | - | $\mathrm{V}_{\text {in }}$ | V | P |

### 2.8 12-bit DAC Electricals

Table 13. DAC 12LV Operating Requirements

| $\#$ | Characteristic | Symbol | Min | Max | Unit | C | Notes |
| :---: | :--- | :---: | :--- | :--- | :--- | :--- | :--- |
| 1 | Supply voltage | $\mathrm{V}_{\mathrm{DDA}}$ | 1.8 | 3.6 | V | P |  |
| 2 | Reference voltage | $\mathrm{V}_{\mathrm{DACR}}$ | 1.15 | 3.6 | V | C |  |
| 3 | Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ | C |  |
| 4 | Output load capacitance | $\mathrm{C}_{\mathrm{L}}$ |  | 100 | pF | C | A small load capacitance <br> $(47$ pF) can improve the <br> bandwidth performance <br> of the DAC. |
| 5 | Output load current |  | $\mathrm{I}_{\mathrm{L}}$ | - | 1 | mA | C |

## Preliminary Electrical Characteristics

Table 14. DAC 12-Bit Operating Behaviors

| \# | Characteristic | Symbol | Min | Max | Unit | C | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Resolution | N | 12 | 12 | bit | C |  |
| 2 | Supply current low-power mode | IDDA_DACLP | 50 | 100 | $\mu \mathrm{A}$ | C |  |
| 3 | Supply current high-power mode | $\mathrm{I}_{\text {DDA_DACHP }}$ | 120 | $\begin{aligned} & 500 \\ & \text { (TBD) } \end{aligned}$ | $\mu \mathrm{A}$ | C |  |
| 4 | Full-scale Settling time ( $\pm 0.5$ LSB) <br> ( $0 \times 080$ to $0 \times F 7 F$ or $0 \times F 7 F$ to $0 \times 080$ ) low-power mode | Ts ${ }_{\text {FS }} \mathrm{LP}$ | - | $\begin{aligned} & 200 \\ & \text { (TBD) } \end{aligned}$ | $\mu \mathrm{s}$ | C |  |
| 5 | Full-scale Settling time ( $\pm 0.5$ LSB) <br> ( $0 \times 080$ to $0 \times F 7 F$ or $0 \times F 7 F$ to $0 \times 080$ ) high-power mode | $\mathrm{Ts}_{\mathrm{FS}} \mathrm{HP}$ | - | 30 | $\mu \mathrm{s}$ | C |  |
| 6 | Code-to-code Settling time ( $\pm 0.5$ LSB) <br> (0xBF8 to 0xC08 or 0xC08 to 0xBF8) <br> low-power mode | Ts ${ }_{\text {C-c }}$ LP | - | 5 | $\mu \mathrm{s}$ | C |  |
| 7 | Code-to-code Settling time ( $\pm 0.5$ LSB) <br> (0xBF8 to 0xC08 or 0xC08 to 0xBF8) <br> high-power mode | $\mathrm{Ts}_{\mathrm{C}-\mathrm{c}} \mathrm{HP}$ | - | 1(TBD) | $\mu \mathrm{s}$ | C |  |
| 8 | DAC output voltage range low (high-power mode, no load, DAC set to 0) | $\mathrm{V}_{\text {dacoutl }}$ | - | $\begin{aligned} & 100 \\ & \text { (TBD) } \end{aligned}$ | mV | C |  |
| 9 | DAC output voltage range high (high-power mode, no load, DAC set to 0x0FFF) | $\mathrm{V}_{\text {dacouth }}$ | $\begin{aligned} & V_{\text {DACR }} \\ & 100 \end{aligned}$ | - | mV | C |  |
| 10 | Integral non-linearity error | INL | - | $\pm 8$ | LSB | C |  |
| 11 | Differential non-linearity error VDACR is $>2.4 \mathrm{~V}$ | DNL | - | $\pm 1$ | LSB | C |  |
| 12 | Offset error | $\mathrm{E}_{\mathrm{O}}$ | - | $\pm 0.5$ | \%FSR | C |  |
| 13 | Gain error | $\mathrm{E}_{\mathrm{G}}$ | - | $\begin{aligned} & \pm 0.5 \\ & (\mathrm{TBD}) \end{aligned}$ | \%FSR | C |  |
| 14 | Power supply rejection ratio $\mathrm{V}_{\mathrm{DD}} \geq 2.4 \mathrm{~V}$ | PSRR | 60 | - | dB | C |  |
| 15 | Temperature drift of offset voltage (DAC set to 0x0800) | $\mathrm{T}_{\text {co }}$ | - | $\begin{aligned} & 2 \\ & \text { (TBD) } \end{aligned}$ | mV | C | See Typical Drift figure that follows. |
| 16 | Offset aging coefficient | $\mathrm{A}_{\mathrm{c}}$ | - | TBD | $\mu \mathrm{V} / \mathrm{yr}$ | C |  |

Figure 5. Offset at Half Scale vs Temperature

### 2.9 ADC Characteristics

Table 15. 12-bit ADC Operating Conditions

| \# | Symb | Characteristic | Conditions | Min | Typ ${ }^{1}$ | Max | Unit | C | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $V_{\text {DDAD }}$ | Supply voltage | Absolute | 1.8 | - | 3.6 | V | D |  |
| 2 | $\Delta \mathrm{V}_{\text {DDAD }}$ |  | $\left\lvert\, \begin{aligned} & \text { Delta to } \mathrm{V}_{\mathrm{DD}} \\ & \left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{DDAD}}\right)^{2} \end{aligned}\right.$ | -100 | 0 | +100 | mV | D |  |
| 3 | $\Delta \mathrm{V}_{\text {SSAD }}$ | Ground voltage | $\begin{aligned} & \text { Delta to } \mathrm{V}_{\mathrm{SS}} \\ & \left(\mathrm{~V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{SSAD}}\right)^{2} \end{aligned}$ | -100 | 0 | +100 | mV | D |  |
| 4 | $\mathrm{V}_{\text {REFH }}$ | Ref Voltage High |  | 1.13 | $\mathrm{V}_{\text {DDAD }}$ | $V_{\text {DDAD }}$ | V | D |  |
| 5 | $\mathrm{V}_{\text {REFL }}$ | Ref Voltage Low |  | $\mathrm{V}_{\text {SSAD }}$ | $\mathrm{V}_{\text {SSAD }}$ | $V_{\text {SSAD }}$ | V | D |  |
| 6 | $\mathrm{V}_{\text {ADIN }}$ | Input Voltage |  | $\mathrm{V}_{\text {REFL }}$ | - | $\mathrm{V}_{\text {REFH }}$ | V | D |  |
| 7 | $\mathrm{C}_{\text {ADIN }}$ | Input Capacitance |  | - | 4 | 5 | pF | C |  |
| 8 | $\mathrm{R}_{\text {ADIN }}$ | Input Resistance |  | - | 2 | 5 | $\mathrm{k} \Omega$ | C |  |
| 9 | $\mathrm{R}_{\text {AS }}$ | Analog Source Resistance |  |  |  |  |  |  | External to MCU <br> Assumes ADLSMP=0 |
|  |  |  | $\begin{aligned} & \text { 12-bit mode } \\ & \mathrm{f}_{\mathrm{ADCK}}>4 \mathrm{MHz} \end{aligned}$ | - | - | 2 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\mathrm{f}_{\text {ADCK }}<4 \mathrm{MHz}$ | - | - | 5 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | 11/10-bit mode $\mathrm{f}_{\text {ADCK }}>8 \mathrm{MHz}$ | - | - | 2 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\begin{array}{r} 4 \mathrm{MHz}<\mathrm{f}_{\mathrm{ADCK}}<8 \\ \mathrm{MHz} \end{array}$ | - | - | 5 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\mathrm{f}_{\text {ADCK }}<4 \mathrm{MHz}$ | - | - | 10 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\begin{aligned} & \text { 9/8-bit mode } \\ & \mathrm{f}_{\mathrm{ADCK}}>4 \mathrm{MHz} \end{aligned}$ | - | - | 5 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\mathrm{f}_{\text {ADCK }}<4 \mathrm{MHz}$ | - | - | 10 | $\mathrm{k} \Omega$ | C |  |
| 10 | $\mathrm{f}_{\text {ADCK }}$ | ADC Conversion Clock Freq. | High Speed (ADLPC=0, ADHSC=1) | 1.0 | - | 8.0 | MHz | D |  |
|  |  |  | High Speed (ADLPC=0, ADHSC=0) | 1.0 | - | 5.0 | MHz | D |  |
|  |  |  | Low Power (ADLPC=1, ADHSC=1) | 1.0 | - | 2.5 | MHz | D |  |

[^1]
## Preliminary Electrical Characteristics



Figure 6. ADC Input Impedance Equivalency Diagram

Table 16. 12-bit SAR ADC Characteristics full operating range
$\left(\mathrm{V}_{\mathrm{REFH}}=\mathrm{V}_{\mathrm{DDAD}},>1.8, \mathrm{~V}_{\mathrm{REFL}}=\mathrm{V}_{\mathrm{SSAD}} \leq 8 \mathrm{MHz}\right)$

| Characterist ic | Conditions ${ }^{1}$ | Symb | Min | Typ ${ }^{2}$ | Max | Unit | C | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | ADLPC=1, $\mathrm{ADHSC}=0$ | $I_{\text {DDAD }}$ | - | 215 | - | $\mu \mathrm{A}$ | T | $\begin{gathered} \text { ADLSMP=0 } \\ \text { ADCO }=1 \end{gathered}$ |
|  | ADLPC=0, ADHSC=0 |  | - | 470 | - |  |  |  |
|  | ADLPC=0, $\mathrm{ADHSC}=1$ |  | - | 610 | - |  |  |  |
| Supply Current | Stop, Reset, Module Off | $\mathrm{I}_{\text {DDAD }}$ | - | 0.01 | - | $\mu \mathrm{A}$ | C |  |
| ADC <br> Asynchronou <br> s Clock <br> Source | ADLPC=1, ADHSC=0 | $\mathrm{f}_{\text {ADACK }}$ | - | 2.4 | - | MHz | P | $\mathrm{t}_{\text {ADACK }}=$ <br> $1 /$ fadACK $^{\text {A }}$ |
|  | ADLPC=0, ADHSC=0 |  | - | 5.2 | - |  |  |  |
|  | ADLPC=0, ADHSC=1 |  | - | 6.2 | - |  |  |  |
| Sample Time | See Block Guide for sample times |  |  |  |  |  |  |  |
| Conversion Time | See Block Guide for conversion times |  |  |  |  |  |  |  |
| Total <br> Unadjusted Error | 12-bit single-ended mode | TUE | - | $\pm 1.75$ | $\pm 3.5$ | LSB ${ }^{3}$ | T | Hardware Averaging (AVGE = \%1 AVGS = \%11) |
|  | 11-bit differential mode 10-bit single-ended mode |  | - | $\begin{aligned} & \pm 0.7 \\ & \pm 0.8 \end{aligned}$ | $\begin{aligned} & \pm 1.5 \\ & \pm 1.5 \end{aligned}$ |  | T |  |
|  | 9-bit differential mode <br> 8 -bit single-ended mode |  | - | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ |  | T |  |
| Differential Non-Linearity | 12-bit single-ended mode | DNL | - | $\pm 0.7$ | $\pm 1$ | LSB ${ }^{2}$ | T |  |
|  | 11-bit differential mode 10-bit single-ended mode |  | - | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 0.75 \\ & \pm 0.75 \end{aligned}$ |  | T |  |
|  | 9-bit differential mode 8 -bit single-ended mode |  | - | $\begin{aligned} & \pm 0.2 \\ & \pm 0.2 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ |  | T |  |
| Integral Non-Linearity | 12-bit single-ended mode | INL | - | $\pm 1.0$ | $\pm 2.5$ | $\mathrm{LSB}^{2}$ | T |  |
|  | 11-bit differential mode 10-bit single-ended mode |  | - | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ |  | T |  |
|  | 9-bit differential mode 8 -bit single-ended mode |  | - | $\begin{aligned} & \pm 0.3 \\ & \pm 0.3 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ |  | T |  |

## Preliminary Electrical Characteristics

Table 16. 12-bit SAR ADC Characteristics full operating range $\left(\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\text {DDAD }}>1.8, \mathrm{~V}_{\text {REFL }}=\mathrm{V}_{\text {SSAD }} \leq 8 \mathrm{MHz}\right.$ ) (Continued)

| Characterist ic <br> Zero-Scale Error | Conditions ${ }^{1}$ | Symb <br> $\mathrm{E}_{\text {ZS }}$ | Min | Typ ${ }^{2}$ | Max | Unit$\mathrm{LSB}^{2}$ | C | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12-bit single-ended mode |  | - | $\pm 0.7$ | $\pm 2.0$ |  | T | $\mathrm{V}_{\text {ADIN }}=$ <br> $V_{S S A D}$ |
|  | 11-bit differential mode 10-bit single-ended mode |  | - | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ |  | T |  |
|  | 9-bit differential mode 8 -bit single-ended mode |  | — | $\begin{aligned} & \pm 0.2 \\ & \pm 0.2 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ |  | T |  |
| Full-Scale Error | 12-bit single-ended mode | $\mathrm{E}_{\mathrm{FS}}$ | - | $\pm 1.0$ | $\pm 3.5$ | LSB ${ }^{2}$ | T | $\mathrm{V}_{\text {ADIN }}=$ <br> $V_{\text {DDAD }}$ |
|  | 11-bit differential mode 10-bit single-ended mode |  | - | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 1.5 \\ & \pm 1.5 \end{aligned}$ |  | T |  |
|  | 9-bit differential mode <br> 8-bit single-ended mode |  | — | $\begin{aligned} & \pm 0.2 \\ & \pm 0.2 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \end{aligned}$ |  | T |  |
| Quantization Error | All modes | $\mathrm{E}_{\mathrm{Q}}$ | - | - | $\pm 0.5$ | LSB ${ }^{2}$ | D |  |
| Input <br> Leakage Error | all modes | $\mathrm{E}_{\mathrm{IL}}$ | $\mathrm{IIn}^{*} \mathrm{R}_{\text {AS }}$ |  |  | mV | D | $I_{\text {n }}=$ leakage current (refer to DC characteristi cs) |
| Temp Sensor Slope | $-40^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}$ | m | - | 1.646 | - | $\underset{\mathrm{C}}{\mathrm{mV} / \mathrm{x}}$ | C |  |
|  | $25^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ |  | - | 1.769 | - |  |  |  |
| Temp Sensor Voltage | $25^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{V}_{\text {TEMP2 }} \\ 5 \end{gathered}$ | - | 701.2 | - | mV | C |  |

[^2]
### 2.10 MCG and External Oscillator (XOSC) Characteristics

Table 17. MCG (Temperature Range $=\mathbf{- 4 0}$ to $105^{\circ} \mathrm{C}$ Ambient)

| \# | Rating |  | Symbol | Min | Typical | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Internal reference startup time |  | $\mathrm{t}_{\text {irefst }}$ | - | 55 | 100 | $\mu \mathrm{s}$ | D |
| 2 | Average internal reference frequency | factory trimmed at VDD $=3.0 \mathrm{~V}$ and temp $=25^{\circ} \mathrm{C}$ | $\mathrm{f}_{\text {int_ft }}$ | - | 31.25 | - | kHz | C |
|  |  | user trimmed |  | 31.25 | - | 39.0625 |  |  |
| 3 | DCO output frequency range trimmed | Low range (DRS=00) | $\mathrm{f}_{\text {dco }{ }^{\text {t }} \text { t }}$ | 16 | - | 20 | MHz | C |
|  |  | Mid range (DRS=01) |  | 32 | - | 40 |  | C |
|  |  | High range ${ }^{1}$ (DRS=10) |  | 40 | - | 60 |  | C |
| 4 | Resolution of trimmed DCO output frequency at fixed voltage and temperature | with FTRIM | $\Delta f_{\text {dco_res_t }}$ | - | $\pm 0.1$ | $\pm 0.2$ | \%f ${ }_{\text {dco }}$ | C |
|  |  | without FTRIM |  | - | $\pm 0.2$ | $\pm 0.4$ |  | C |
| 5 | Total deviation of trimmed DCO output frequency over voltage and temperature | over voltage and temperature | $\Delta \mathrm{f}_{\text {dco_t }}$ | - | $\pm 1.0$ | $\pm 2$ | \% $\mathrm{f}_{\text {dco }}$ | p |
|  |  | over fixed voltage and temp range of $0-70^{\circ} \mathrm{C}$ |  | - | $\pm 0.5$ | $\pm 1$ |  | C |
| 6 | Acquisition time | FLL ${ }^{2}$ | $\mathrm{t}_{\text {fll_acquire }}$ | - | - | 1 | ms | C |
|  |  | PLL ${ }^{3}$ | $\mathrm{t}_{\text {pll_acquire }}$ | - | - | 1 |  | D |
| 7 | Long term Jitter of DCO output clock (averaged over 2mS interval) |  | $\mathrm{C}_{\text {Jitter }}$ | - | 0.02 | 0.2 | \% $f_{\text {dco }}$ | C |
| 8 | VCO operating frequency |  | $\mathrm{f}_{\mathrm{vco}}$ | 7.0 | - | 55.0 | MHz | D |
| 9 | PLL reference frequency range |  | $\mathrm{f}_{\text {pll_ref }}$ | 1.0 | - | 2.0 | MHz | D |
| 10 | Jitter of PLL_output clock measured over $625 \mathrm{~ns}^{5}$ | Long term | $f_{\substack{\text { pll_jitter_6 } \\ \text { ns }}}$ | - | $0.566^{4}$ | - | \% $\mathrm{f}_{\mathrm{pl}}$ | D |
| 11 | Lock frequency tolerance | Entry ${ }^{6}$ | $\mathrm{D}_{\text {lock }}$ | $\pm 1.49$ | - | $\pm 2.98$ | \% | D |
|  |  | Exit ${ }^{7}$ | $\mathrm{D}_{\text {unl }}$ | $\pm 4.47$ | - | $\pm 5.97$ |  | D |
|  | Lock time | FLL | $\mathrm{t}_{\text {fl_lock }}$ | - | - | $\mathrm{t}_{\text {fll_acquire }}$ 1075(1/ $\mathrm{fint}_{\text {t }}$ ) | S | D |
| 12 |  | PLL | $\mathrm{t}_{\text {pll_lock }}$ | - | - | $\mathrm{t}_{\text {pll_acquire+ }}$ 1075(1/fplıre f) |  | D |
| 13 | Loss of external clock minimum frequency - RANGE $=0$ |  | $\mathrm{f}_{\text {loc_low }}$ | $\begin{gathered} (3 / 5) x \\ f_{\text {int }} \mathrm{t} \end{gathered}$ | - | - | kHz | D |
| 14 | Loss of external clock minimum frequency - RANGE $=1$ |  | $\mathrm{f}_{\text {loc_high }}$ | $\begin{gathered} (16 / 5) \mathrm{x} \\ \mathrm{f}_{\text {int_t }} \end{gathered}$ | - | - | kHz | D |

1 This should not exceed the maximum CPU frequency for this device.
2 This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## Preliminary Electrical Characteristics

3 This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
4 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum $f_{B U S}$. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ and variation in crystal oscillator frequency increase the $\mathrm{C}_{\text {Jitter }}$ percentage for a given interval.
5625 ns represents 5 time quanta for CAN applications, under worst-case conditions of 8 MHz CAN bus clock, 1 Mbps CAN Bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
6 Below $D_{\text {lock }}$ minimum, the MCG is guaranteed to enter lock. Above $D_{\text {lock }}$ maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
7 Below $D_{\text {unl }}$ minimum, the MCG will not exit lock if already in lock. Above $D_{\text {unl }}$ maximum, the MCG is guaranteed to exit lock.

Table 18. XOSC (Temperature Range $=-40$ to $105^{\circ} \mathrm{C}$ Ambient)

| \# | Characteristic |  | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) | - Low range (RANGE = 0 ) | $\mathrm{f}_{10}$ | 32 | - | 38.4 | kHz |
|  |  | - High range (RANGE = 1), <br> - FEE or FBE mode ${ }^{2}$ | fhi | 1 | - | 5 | MHz |
|  |  | - High range (RANGE = 1), <br> - High gain $(\mathrm{HGO}=1)$, <br> - FBELP mode | fhi | 1 | - | 16 | MHz |
|  |  | - High range (RANGE = 1), <br> - Low power (HGO = 0), <br> - FBELP mode | fhi | 1 | - | 8 | MHz |
| 2 | Load capacitors |  | $\begin{aligned} & \mathrm{C}_{1} \\ & \mathrm{C}_{2} \end{aligned}$ | See Note ${ }^{3}$ |  |  |  |
| 3 | Feedback resistor | Low range $\text { (32 kHz to } 38.4 \text { kHz) }$ | $\mathrm{R}_{\mathrm{F}}$ | - | 10 | - | $\mathrm{M} \Omega$ |
|  |  | High range ( 1 MHz to 16 MHz ) | - | - | 1 | - |  |
| 4 | Series resistor - Low range | Low Gain (HGO = 0) | $\mathrm{R}_{\mathrm{S}}$ | - | 0 | - | $\mathrm{k} \Omega$ |
|  |  | High Gain (HGO = 1) |  | - | 100 | - |  |
| 5 | Series resistor - High range | - Low Gain ( $\mathrm{HGO}=0$ ) <br> - High Gain (HGO = 1) |  |  |  |  | $k \Omega$ |
|  |  | $\geq 8 \mathrm{MHz}$ | $\mathrm{R}_{\mathrm{S}}$ | - | 0 | 0 |  |
|  |  | 4 MHz |  | - | 0 | 10 |  |
|  |  | 1 MHz |  | - | 0 | 20 |  |

Table 18. XOSC (Temperature Range $=\mathbf{- 4 0}$ to $105^{\circ} \mathrm{C}$ Ambient)

| \# | Characteristic |  | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | Crystal start-up time ${ }^{4,5}$ | Low range, low gain (RANGE $=0$, HGO = 0) | ${ }^{\text {c CSTL }}$ | - | 200 | - | ms |
|  |  | Low range, high gain (RANGE = $0, \mathrm{HGO}=1$ ) |  | - | 400 | - |  |
|  |  | High range, low gain (RANGE = 1, $\mathrm{HGO}=0$ ) | $\mathrm{t}_{\text {CSTH }}$ | - | 5 | - |  |
|  |  | High range, high gain (RANGE = $1, \mathrm{HGO}=1$ ) |  | - | 15 | - |  |

Data in Typical column was characterized at $3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.
2 When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz .

3 See crystal or resonator manufacturer's recommendation.
4 This parameter is characterized and not tested on each device.
5 Proper PC board layout procedures must be followed to achieve specifications.

## Preliminary Electrical Characteristics

### 2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 2.11.1 Control Timing

Table 19. Control Timing

| \# | Symbol | Parameter |  | Min | Typical ${ }^{1}$ | Max | C | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{f}_{\text {Bus }}$ | Bus frequency ( $\mathrm{t}_{\text {cyc }}=1 / \mathrm{f}_{\text {Bus }}$ ) |  |  |  |  |  | MHz |
|  |  |  | $\mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | dc | - | 10 | D |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}>2.1 \mathrm{~V}$ | dc | - | 20 | D |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}>2.4 \mathrm{~V}$ | dc | - | 24 | D |  |
| 2 | $\mathrm{t}_{\text {LPO }}$ | Internal low-power oscillator period |  | 800 | $\begin{gathered} 990 \\ (\text { TBD }) \end{gathered}$ | 1500 | D | $\mu \mathrm{s}$ |
| 3 | $\mathrm{t}_{\text {extrst }}$ | External reset pulse width ${ }^{2}$ $\left(\mathrm{t}_{\text {cyc }}=1 / \mathrm{f}_{\text {Self_reset }}\right)$ |  | 100 | - | - | D | ns |
| 4 | $\mathrm{t}_{\text {rstdrv }}$ | Reset low drive |  | $66 \times \mathrm{t}_{\mathrm{cyc}}$ | - | - | D | ns |
| 5 | $\mathrm{t}_{\text {MSSU }}$ | Active background debug mode latch setup time |  | 500 | - | - | D | ns |
| 6 | $\mathrm{t}_{\text {MSH }}$ | Active background debug mode latch hold time |  | 100 | - | - | D | ns |
| 7 | $\mathrm{t}_{\text {ILIH, }} \mathrm{t}_{\text {IHIL }}$ | IRQ pulse width <br> - Asynchronous path ${ }^{2}$ <br> - Synchronous path ${ }^{3}$ |  | $\begin{gathered} 100 \\ 1.5 \mathrm{t}_{\mathrm{cyc}} \end{gathered}$ | - | - | D | ns |
| 8 | $\mathrm{t}_{\text {ILIH, }} \mathrm{t}_{\text {IHIL }}$ | KBIPx pulse width <br> - Asynchronous path ${ }^{2}$ <br> - Synchronous path ${ }^{3}$ |  | $\begin{gathered} 100 \\ 1.5 \mathrm{t}_{\mathrm{cyc}} \end{gathered}$ | - | - | D | ns |

Table 19. Control Timing

| \# | Symbol | Parameter | Min | Typical ${ }^{1}$ | Max | C | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | $\mathrm{t}_{\text {Rise }}, \mathrm{t}_{\text {Fall }}$ | Port rise and fall time (load $=50 \mathrm{pF})^{4}$, Low Drive |  |  |  |  | ns |
|  |  | Slew rate control disabled $(\mathrm{PTxSE}=0)$ | - | 11 | - | D |  |
|  |  | Slew rate control enabled (PTxSE $=1)$ | - | 35 | - | D |  |
|  |  | Slew rate control disabled (PTxSE $=0)$ | - | 40 | - | D |  |
|  |  | Slew rate control enabled (PTxSE = 1) | - | 75 | - | D |  |

Typical values are based on characterization data at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated.
2 This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.
3 This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
4 Timing is shown with respect to $20 \% V_{D D}$ and $80 \% V_{D D}$ levels. Temperature range $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.


Figure 7. Reset Timing


Figure 8. IRQ/KBIPx Timing

## Preliminary Electrical Characteristics

### 2.11.2 TPM Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 20. TPM Input Timing

| $\#$ | C | Function | Symbol | Min | Max | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | - | External clock frequency | $\mathrm{f}_{\text {TPMext }}$ | dc | $\mathrm{f}_{\text {Bus }} / 4$ | MHz |
| 2 | - | External clock period | $\mathrm{t}_{\text {TPMext }}$ | 4 | - | $\mathrm{t}_{\text {cyc }}$ |
| 3 | D | External clock high time | $\mathrm{t}_{\text {clkh }}$ | 1.5 | - | $\mathrm{t}_{\text {cyc }}$ |
| 4 | D | External clock low time | $\mathrm{t}_{\mathrm{clkl}}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| 5 | D | Input capture pulse width | $\mathrm{t}_{\text {ICPW }}$ | 1.5 | - | $\mathrm{t}_{\text {cyc }}$ |



Figure 9. Timer External Clock


Figure 10. Timer Input Capture Pulse

### 2.12 SPI Characteristics

Table 21 and Figure 11 through Figure 14 describe the timing requirements for the SPI system.
Table 21. SPI Timing

| No. ${ }^{1}$ | Characteristic ${ }^{2}$ | Symbol | Min | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating frequency Master Slave | $\mathrm{f}_{\mathrm{op}}$ | $\begin{gathered} \mathrm{f}_{\mathrm{Bus}} / 2048 \\ 0 \end{gathered}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{Bus}} / 2 \\ & \mathrm{f}_{\mathrm{Bus}} / 4 \end{aligned}$ | $\begin{aligned} & \mathrm{Hz} \\ & \mathrm{~Hz} \end{aligned}$ | D |
| 2 | $\begin{array}{lr}\text { SPSCK period } & \text { Master } \\ \text { Slave }\end{array}$ | ${ }^{\text {tSPSCK }}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | 2048 | $\begin{aligned} & \mathrm{t}_{\mathrm{cyc}} \\ & \mathrm{t}_{\mathrm{cyc}} \end{aligned}$ | D |
| 3 | Enable lead time $\begin{array}{r}\text { Master } \\ \text { Slave }\end{array}$ | $t_{\text {Lead }}$ | $\begin{gathered} 1 / 2 \\ 1 \end{gathered}$ | - | tspsck $\mathrm{t}_{\mathrm{cyc}}$ | D |
| 4 | Enable lag time <br> Master <br> Slave | $t_{\text {Lag }}$ | $\begin{gathered} 1 / 2 \\ 1 \end{gathered}$ | - | $\mathrm{t}_{\text {SPSCK }}$ $\mathrm{t}_{\mathrm{cyc}}$ | D |
| 5 | Clock (SPSCK) high or low time | twSPSCK | $\begin{aligned} & \mathrm{t}_{\mathrm{cyc}}-30 \\ & \mathrm{t}_{\mathrm{cyc}}-30 \end{aligned}$ | $1024 \mathrm{t}_{\mathrm{cyc}}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | D |
| 6 | Data setup time (inputs) $\begin{array}{r}\text { Master } \\ \text { Slave }\end{array}$ | $\begin{aligned} & \text { tsu } \\ & \mathrm{t}_{\mathrm{SU}} \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | D |
| 7 | Data hold time (inputs) $\begin{array}{r}\text { Master } \\ \text { Slave }\end{array}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{HI}} \\ & \mathrm{t}_{\mathrm{HI}} \end{aligned}$ | $\begin{gathered} 0 \\ 25 \end{gathered}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | D |
| 8 | Slave access time ${ }^{3}$ | $\mathrm{t}_{\mathrm{a}}$ | - | 1 | $\mathrm{t}_{\text {cyc }}$ | D |
| 9 | Slave MISO disable time ${ }^{4}$ | $\mathrm{t}_{\text {dis }}$ | - | 1 | $\mathrm{t}_{\text {cyc }}$ | D |
| 10 | Data valid (after SPSCK edge) | $\mathrm{t}_{\mathrm{v}}$ | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | D |
| 11 | Data hold time (outputs) <br> Master Slave | $\mathrm{t}_{\mathrm{HO}}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | D |
| 12 | Rise time $\begin{array}{r}\text { Input } \\ \text { Output }\end{array}$ | $\begin{gathered} \mathrm{t}_{\mathrm{RI}} \\ \mathrm{t}_{\mathrm{RO}} \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}}-25 \\ 25 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | D |
| 13 | Fall time | $\begin{gathered} \mathrm{t}_{\mathrm{Fl}} \\ \mathrm{t}_{\mathrm{FO}} \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}}-25 \\ 25 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | D |

[^3]
## Preliminary Electrical Characteristics



NOTES:

1. $\overline{\mathrm{SS}}$ output mode (MODFEN $=1, \mathrm{SSOE}=1$ ).
2. $\operatorname{LSBF}=0$. For LSBF $=1$, bit order is LSB, bit $1, \ldots$, bit 6, MSB.

Figure 11. SPI Master Timing ( $\mathrm{CPHA}=0$ )


NOTES:

1. $\overline{\mathrm{SS}}$ output mode (MODFEN $=1$, SSOE $=1$ ).
2. $\operatorname{LSBF}=0$. For LSBF $=1$, bit order is LSB, bit $1, \ldots$, bit 6, MSB.

Figure 12. SPI Master Timing (CPHA = 1)


NOTE:

1. Not defined, but normally MSB of character just received

Figure 13. SPI Slave Timing ( $\mathrm{CPHA}=0$ )


NOTE:

1. Not defined, but normally LSB of character just received

Figure 14. SPI Slave Timing (CPHA = 1)

## Preliminary Electrical Characteristics

### 2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.
Program and erase operations do not require any special power sources other than the normal $V_{D D}$ supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device
(MC9S08JE128RM).
Table 22. Flash Characteristics

| \# | Characteristic | Symbol | Min | Typical | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply voltage for program/erase $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $V_{\text {prog/erase }}$ | 1.8 | - | 3.6 | V | D |
| 2 | Supply voltage for read operation | $\mathrm{V}_{\text {Read }}$ | 1.8 | - | 3.6 | V | D |
| 3 | Internal FCLK frequency ${ }^{1}$ | $\mathrm{f}_{\text {FCLK }}$ | 150 | - | 200 | kHz | D |
| 4 | Internal FCLK period (1/FCLK) | $\mathrm{t}_{\text {Fcyc }}$ | 5 | - | 6.67 | $\mu \mathrm{s}$ | D |
| 5 | Byte program time (random location) ${ }^{2}$ | $\mathrm{t}_{\text {prog }}$ |  | 9 |  | $\mathrm{t}_{\text {Fcyc }}$ | P |
| 6 | Byte program time (burst mode) ${ }^{2}$ | $\mathrm{t}_{\text {Burst }}$ |  | 4 |  | $\mathrm{t}_{\text {Fcyc }}$ | P |
| 7 | Page erase time ${ }^{2}$ | $t_{\text {Page }}$ |  | 4000 |  | $\mathrm{t}_{\text {Fcyc }}$ | P |
| 8 | Mass erase time ${ }^{2}$ | $\mathrm{t}_{\text {Mass }}$ |  | 20,000 |  | $\mathrm{t}_{\text {Fcyc }}$ | P |
| 9 | $\begin{aligned} & \text { Program/erase endurance }{ }^{3} \\ & \mathrm{~T}_{\mathrm{L}} \text { to } \mathrm{T}_{\mathrm{H}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C} \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $10,000$ | $\overline{-}$ | - | cycles | C |
| 10 | Data retention ${ }^{4}$ | $t_{\text {D_ret }}$ | 15 | 100 | - | years | C |

1 The frequency of this clock is controlled by a software setting.
2 These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.
3 Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.
4 Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to $25^{\circ} \mathrm{C}$ using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.

### 2.14 USB Electricals

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.
If the Freescale USB On-the-Go implementation has electrical characteristics that deviate from the standard or require additional information, this space would be used to communicate that information.

Table 23. Internal USB 3.3 V Voltage Regulator Characteristics

| $\#$ | Characteristic | Symbol | Min | Typ | Max | Unit | C |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Regulator operating voltage | $\mathrm{V}_{\text {regin }}$ | 3.9 | - | 5.5 | V | C |
| 2 | VREG output | $\mathrm{V}_{\text {regout }}$ | 3 | 3.3 | 3.6 | V | P |
| 3 | V USB33 <br> disabled | $\mathrm{V}_{\text {usb33in }}$ | 3 | 3.3 | 3.6 | V | C |
| 4 | VREG Quiescent Current | $\mathrm{I}_{\text {VRQ }}$ | - | 0.5 | - | mA | C |

## Preliminary Electrical Characteristics

### 2.15 VREF Electrical Specifications

Table 24. VREF Electrical Specifications

| Num | Characteristic | Symbol | Min | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply voltage | $\mathrm{V}_{\text {DDA }}$ | 1.80 | 3.6 | V | C |
| 2 | Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ | C |
| 3 | Output Load Capacitance | $\mathrm{C}_{\mathrm{L}}$ | - | 100 | nf | D |
| 4 | Maximum Load | - | - | 10 | mA | - |
| 5 | Voltage Reference Output with Factory Trim. $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$. | Vout | 1.140 | 1.160 | V | P |
| 6 | Temperature Drift (Vmin - Vmax across the full temperature range) | Tdrift | - | $\begin{gathered} 10 \\ (\mathrm{TBD}) \end{gathered}$ | $\mathrm{mV}{ }^{1}$ | T |
| 7 | Aging Coefficient | Ac | - | TBD | ppm/year | C |
| 8 | Powered down Current (Off Mode, VREFEN=0, VRSTEN=0) | I | - | 0.10 | $\mu \mathrm{A}$ | C |
| 9 | Bandgap only (MODE_LV[1:0] = 00) | I | - | 75 | $\mu \mathrm{A}$ | T |
| 10 | Low-Power buffer (MODE_LV[1:0] = 01) | I | - | 125 | $\mu \mathrm{A}$ | T |
| 11 | Tight-Regulation buffer (MODE_LV[1:0] = 10) | I | - | 1.1 | mA | T |
| 12 | Load Regulation MODE_LV = 10 | - | - | 100 | $\mu \mathrm{V} / \mathrm{mA}$ | C |
| 13 | Line Regulation (Power Supply Rejection) | DC | - | TBD | mV | C |
| 14 |  | AC | TBD | - | dB |  |

1 See typical chart below.

Table 25. VREF Limited Range Operating Requirements

| $\#$ | Characteristic | Symbol | Min | Max | Unit | $\mathbf{C}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 | 50 | ${ }^{\circ} \mathrm{C}$ | C |  |

Table 26. VREF Limited Range Operating Behaviors

| $\#$ | Characteristic | Symbol | Min | Max | Unit | C | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Voltage Reference Output with <br> Factory Trim | Vout | TBD | TBD | $\mu \mathrm{A}$ | C |  |

Typical VREFO vs. Temp


Figure 15. Typical Output vs. Temperature

Figure 16. Typical Output vs. $\mathrm{V}_{\mathrm{DD}}$

## 3 Ordering Information

This appendix contains ordering information for the device numbering system. MC9S08JE128 and MC9S08JE64 devices.

## Ordering Information

### 3.1 Device Numbering System

Example of the device numbering system:


Table 27. Device Numbering System

| Device Number ${ }^{\mathbf{1}}$ | Memory |  | Available Packages $^{\mathbf{2}}$ |
| :---: | :---: | :---: | :---: |
|  | Flash | RAM |  |
| MC9S08JE128 | 131,072 | 12,288 | 64 LQFP |
|  | 131,072 | 12,288 | 80 LQFP |
|  | 131,072 | 12,288 | 81 MAPBGA |
| MC9S08JE64 | 65,536 | 12,288 | 64 LQFP |

${ }^{1}$ See Table 2 for a complete description of modules included on each device.
2 See Table 28 for package information.

### 3.2 Package Information

Table 28. Package Descriptions

| Pin Count | Package Type | Abbreviation | Designator | Case No. | Document No. |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 64 | Low Quad Flat Package | LQFP | LH | $840 F-02$ | $98 A S S 23234 W$ |
| 80 | Low Quad Flat Package | LQFP | LK | $917-01$ | $98 A S S 23174 W$ |
| 81 | MAPBGA Package | Map PBGA | MB | $1662-01$ | $98 A S A 10670 D$ |

### 3.3 Mechanical Drawings

Table 28 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08JE128 series Product Summary pages at http://www.freescale.com.
To view the latest drawing, either:

- Click on the appropriate link in Table 28, or
- Open a browser to the Freescale ${ }^{\circledR}$, website (http://www.freescale.com), and enter the appropriate document number (from Table 28) in the "Enter Keyword" search box at the top of the page.


## 4 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current.
Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:
http://freescale.com/
The following revision history table summarizes changes contained in this document.

| Rev | Date | Description of Changes |
| :---: | :---: | :--- |
| 0 | $6 / 2009$ | Initial release of the Data Sheet. |
| 1 | $7 / 2009$ | Updated MCG and XOSC Average internal reference frequency. |
| 2 | $04 / 2010$ | Updated electrical characteristic data. |

## How to Reach Us:

## Home Page:

www.freescale.com

## E-mail:

support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
$+1-800-521-6274$ or $+1-480-768-2130$
support@freescale.com

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+441296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33169354848 (French)
support@freescale.com

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 1058798000
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
http://compass.freescale.net/go/168063291
1-800-441-2447 or 1-303-675-2140
Fax: 1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
Document Number: MC9S08JE128
Rev. 3
04/2010

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{T M}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2009-2010. All rights reserved.


[^0]:    ${ }^{1}$ Port I/O count does not include two (2) output-only and one (1) input-only pins.

[^1]:    1 Typical values assume $\mathrm{V}_{\mathrm{DDAD}}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
    2 DC potential difference.

[^2]:    ${ }^{1}$ All accuracy numbers assume the ADC is calibrated with $\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\text {DDAD }}$
    2 Typical values assume $\mathrm{V}_{\text {DDAD }}=3.0 \mathrm{~V}, \operatorname{Temp}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=2.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
    ${ }^{3} 1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 2^{\mathrm{N}}$

[^3]:    1 Numbers in this column identify elements in Figure 11 through Figure 14.
    2 All timing is shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{DD}}$, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.
    3 Time to data active from high-impedance state.
    4 Hold time to high-impedance state.

