# MC32PF8150;MC34PF8150

12-channel PMIC for high-performance industrial and consumer applications
Rev. 1.0 — 31 October 2025

Product data sheet



#### **Document information**

Information	Content
Keywords	PF81, industrial, i.MX 8
Abstract	The industrial and consumer PF8150 is a power management integrated circuit (PMIC) which is compatible with PF8100 and PF8121. It is designed for high-performance i.MX 8 and non-NXP processor-based applications. It features seven high-efficiency buck converters and four linear regulators for powering the processor, memory, and miscellaneous peripherals.



#### 1 Overview


The industrial and consumer PF8150 is a power management integrated circuit (PMIC) which is compatible with PF8100 and PF8121. It is designed for high-performance i.MX 8 and non-NXP processor-based applications. It features seven high-efficiency buck converters and four linear regulators for powering the processor, memory, and miscellaneous peripherals.

Built-in one-time programmable (OTP) memory stores key startup configurations, drastically reducing the number of external components typically used to set output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I<sup>2</sup>C after startup, offering flexibility for various system states.

# 2 Features

- Up to seven high-efficiency buck converters
- Four linear regulators with load switch options
- RTC supply and coin cell charger
- · Watchdog timer/monitor
- Monitoring circuit for all the regulators
- One-time programmable device configuration
- 3.4 MHz I<sup>2</sup>C communication interface
- 56-pin 8 x 8 mm QFN package

# 3 Simplified application diagram



# 4 Ordering information

Table 1. Device options

Туре	Package					
туре	Name	Description	Version			
PF8150 (industrial)	LIN (OFNIE)	HVQFN56, thermal enhanced very thin quad flat package, no	SOT684-29			
PF8150 (consumer)		leads, 56 terminals, 0.1 mm dimple wettable flank, 0.5 mm pitch, 8 mm x 8 mm x 0.9 mm body	(D)			

Table 2. Ordering information

Part number <sup>[1]</sup>	Target market	NXP processor	System comments	Ambient temperature range	OTP ID <sup>[2]</sup>
MC34PF8150A0TS	Industrial	NA	Blank OTP	-40 °C to 105 °C	NA
MC32PF8150A0TS	Consumer	NA	Blank OTP	-40 ℃ to 85 ℃	NA
MC34PF8150CFTS	Industrial	I.MX8QXP	DDR3L memory	-40 ℃ to 105 ℃	https://www.nxp.com/docs/ en/supporting-information/ MC34PF8150CFTS.zip
MC34PF8150EATS	Industrial	LS1046		-40 ℃ to 105 ℃	https://www.nxp.com/docs/ en/supporting-information/ MC34PF8150EATS.zip
MC34PF8150EPTS	Industrial	i.MX8QM	LPDDR4 memory PMIC1	-40 °C to 105 °C	https://www.nxp.com/docs/ en/supporting-information/ MC34PF8150EPTS.zip
MC34PF8150EQTS	Industrial	i.MX8QM	LPDDR4 memory PMIC2	-40 ℃ to 105 ℃	https://www.nxp.com/docs/ en/supporting-information/ MC34PF8150EQTS.zip
MC34PF8150FJTS <sup>[3]</sup>	Industrial	i.MX8QXP	LPDDR4 memory	-40 ℃ to 105 ℃	https://www.nxp.com/docs/ en/supporting-information/ MC34PF8150FJTS.zip
MC32PF8150EUTS	Consumer	i.MX8M Mini	LPDDR4 (Vin > 4.0 V, SW7 = 3.3 V, SW4 = 1.8 V)	-40 ℃ to 85 ℃	https://www.nxp.com/docs/ en/supporting-information/ MC32PF8150EUTS.zip
MC32PF8150F1TS	Consumer	i.MX8M Mini	LPDDR4 memory	-40 ℃ to 85 ℃	https://www.nxp.com/docs/ en/supporting-information/ MC32PF8150F1TS.zip
MC32PF8150F2TS	Consumer	i.MX8M Mini	DDR3L (external VTT)	-40 ℃ to 85 ℃	https://www.nxp.com/docs/ en/supporting-information/ MC32PF8150F2TS.zip

<sup>[1]</sup> To order parts in tape and reel, add the R2 suffix to the part number.


<sup>[2]</sup> OTP IDs for PF8150 are compatible with those for PF8100 and PF8121. If the OTP IDs of PF81/82 devices are the same, that means the OTP configurations are the same.

<sup>[3]</sup> MC34PF8150FJTS is the new part recommended to replace MC34PF8100CCES. If a customer is using MC34PF8100CCES and wants to change to PF8150,MC34PF8150FJTS can be used to replace MC34PF8100CCES directly.

# 5 Applications


- · Industrial applications
- IoT devices
- · Monitoring systems
- Industrial PC (IPC) and human-machine interface (HMI)
- Robotics
- · Medical and fitness equipment

# 6 Internal block diagram



# 7 Pinning information

## 7.1 Pinning



## 7.2 Pin description

Table 3. HVQFN56 pin description

Pin number	Symbol	Application description	Pin type	Min	Max	Units
1	DNC1	Do not connect	_	_	_	V
2	SW2FB	Buck 2 output voltage feedback	I	-0.3	6.0	V
3	SW1FB	Buck 1 output voltage feedback	I	-0.3	6.0	V
4	SW1IN	Buck 1 input supply	I	-0.3	6.0	V
5	SW1LX [1]	Buck 1 switching node	0	-0.3	6.0	V
6	SW2LX [1]	Buck 2 switching node	0	-0.3	6.0	V
7	SW2IN	Buck 2 input supply	I	-0.3	6.0	V
8	SW3IN	Buck 3 input supply	ı	-0.3	6.0	V
9	SW3LX [1]	Buck 3 switching node	0	-0.3	6.0	V
10	SW4LX [1]	Buck 4 switching node	0	-0.3	6.0	V
11	SW4IN	Buck 4 input supply	ı	-0.3	6.0	V

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Table 3. HVQFN56 pin description...continued

Pin number	Symbol	Application description	Pin type	Min	Max	Units
12	SW4FB	Buck 4 output voltage feedback	ı	-0.3	6.0	V
13	SW3FB	Buck 3 output voltage feedback	ı	-0.3	6.0	V
14	TBBEN	Try before buy (TBB) enable pin	I	-0.3	6.0	V
15	LDO10UT	LDO1 output	0	-0.3	6.0	V
16	VSELECT	LDO2 voltage select input	I	-0.3	6.0	V
17	LDO12IN	LDO1 and LDO2 input supply	ı	-0.3	6.0	V
18	LDO2OUT	LDO2 output	0	-0.3	6.0	V
19	WDI	Watchdog Input from MCU	ı	-0.3	6.0	V
20	EWARN	Early warning to MCU	0	-0.3	6.0	V
21	RESETBMCU	RESETBMCU open-drain output	0	-0.3	6.0	V
22	PWRON	PWRON input	ı	-0.3	6.0	V
23	STANDBY	STANDBY input	ı	-0.3	6.0	V
24	INTB	INTB open-drain output	0	-0.3	6.0	V
25	LDO3OUT	LDO3 output	0	-0.3	6.0	V
26	LDO3IN	LDO3 input supply	I	-0.3	6.0	V
27	LDO4IN	LDO4 input supply	ı	-0.3	6.0	V
28	LDO4OUT	LDO4 output	0	-0.3	6.0	V
29	FSOB	Safety output pin	0	-0.3	6.0	V
30	SW6FB	Buck 6 output voltage feedback	ı	-0.3	6.0	V
31	SW5FB	Buck 5 output voltage feedback	I	-0.3	6.0	V
32	SW5IN	Buck 5 input supply	I	-0.3	6.0	V
33	SW5LX [1]	Buck 5 switching node	0	-0.3	6.0	V
34	SW6LX [1]	Buck 6 switching node	0	-0.3	6.0	V
35	SW6IN	Buck 6 input supply	1	-0.3	6.0	V
36	SW7LX [1]	Buck 7 switching node	0	-0.3	6.0	V
37	SW7IN	Buck 7 input supply	I	-0.3	6.0	V
38	SW7FB	Buck 7 output voltage feedback	ı	-0.3	6.0	V
39	XINTB	External interrupt input	ı	-0.3	6.0	V
40	V1P5D	1.6 V digital core supply	0	-0.3	2.0	V
41	V1P5A	1.6 V analog core supply	0	-0.3	2.0	V
42	PGOOD	PGOOD open-drain output	0	-0.3	6.0	V
43	LDO2EN	LDO2 enable pin	ı	-0.3	6.0	V
44	XFAILB	External synchronization pin	I/O	-0.3	6.0	V
45	DGND	Digital ground	GND	-0.3	0.3	V
46	LICELL	Coin cell input	ı	-0.3	5.5	V
47	VSNVS	VSNVS regulator output	0	-0.3	6.0	V
48	SYNCIN	External clock input pin for synchronization	ı	-0.3	6.0	V
49	SYNCOUT	Clock out pin for external part synchronization	0	-0.3	6.0	V
50	VIN	Main input voltage to PMIC	ı	-0.3	6.0	V
51	AGND	Analog ground	GND	-0.3	0.3	V

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

Table 3. HVQFN56 pin description...continued

Pin number	Symbol	Application description	Pin type	Min	Max	Units
52	AMUX	Analog multiplexer output	0	-0.3	6.0	V
53	VDDOTP	OTP selection input	I	-0.3	10	V
54	VDDIO	I/O supply voltage. Connect to voltage rail between 1.6 V and 3.3 V	I	-0.3	6.0	V
55	SCL	I <sup>2</sup> C clock signal	I	-0.3	6.0	V
56	SDA	I <sup>2</sup> C data signal	I/O	-0.3	6.0	V
57	EPAD	Exposed pad connect to ground	GND	-0.3	0.3	V

<sup>[1]</sup> Minimum voltage specification is given for DC voltage condition. While the regulator is switching, the LX pin may experience transient voltage spikes as low as -3.0 V during the dead band time(< 5 ns). The LX pins are tolerant to such transient spikes, however, it is responsibility of the hardware designer to follow proper layout design guidelines to minimize the impact of parasitic inductance in the power path of the switching regulator, thus keeping the magnitude of the negative voltage spike at the LX pin below 3.0 V.

# 8 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Min	Тур	Max	Unit
VIN	Main input supply voltage <sup>[1]</sup>	-0.3	_	6.0	V
SWxVIN, LDOxVIN	Regulator input supply voltage [1]	-0.3	_	6.0	V
VDDOTP	OTP programming input supply voltage	-0.3	_	10	V
VLICELL	Coin cell voltage	-0.3	_	5.5	V

<sup>[1]</sup> Pin reliability may be affected if system voltages are above the maximum operating range of 5.5 V for extended periods of time. To minimize system reliability impact, system must not operate above 5.5 V for more than 1800 seconds over the lifetime of the device.

# 9 ESD ratings

All ESD specifications are compliant with the AEC-Q100 specification.

Table 5. ESD ratings

Symbol	Parameter	Min	Тур	Max	Unit
VESD	Human body model (HBM) <sup>[1]</sup>	_	_	2000	V
VESD	Charge device model QFN package - all pins <sup>[1]</sup>	_	_	500	V
ILATCHUP	Latch-up current	_	_	100	mA

<sup>[1]</sup> ESD testing is performed in accordance with the human body model (CZAP = 100 pF, RZAP = 1500 Ω), and the charge device model (CDM), robotic (CZAP = 4.0 pF).

#### 10 Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>A</sub>	Ambient operating temperature [1]	-40	_	105	°C
T <sub>J</sub>	Junction temperature	-40	_	150	°C
TST	Storage temperature range	-55	_	150	°C
TPPRT	Peak package reflow temperature	_	_	260	°C

<sup>[1]</sup> This specification is for the industrial version. The consumer version supports a maximum of 85 °C.

Table 7. QFN56 thermal resistance and package dissipation ratings

Symbol	Parameter	Min	Max	Unit
RθJA	Junction to ambient natural convection Single Layer Board (1s) [1] [2]	_	81	°C/W
RθJA	Junction to ambient natural convection Four Layer Board (2s2p) <sup>[1][2]</sup>	_	°C/W	
RθJA	Junction to ambient natural convection Eight Layer Board (2s6p)	_	22	°C/W
RθJMA	Junction to ambient (@200 ft/min) Single Layer Board (1s) [1] [3]	_	66	°C/W
RθJMA	Junction to ambient (@200 ft/min) Four Layer Board (2s2p) [1][3]	_	22	°C/W
RθЈВ	Junction to board <sup>[4]</sup>	_	11	°C/W
RθJC	Junction to case (bottom) <sup>[5]</sup>	_	0.6	°C/W
ΨJT	Junction to package (top) <sup>[6]</sup>	_	1	°C/W

<sup>[1]</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>[2]</sup> Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board

near the package.

[5] Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

# 11 Operating conditions

Table 8. Operating conditions

Symbol	Parameter	Min	Тур	Max	Unit
VIN	Main input supply voltage	UVDET	_	5.5	V
VLICELL	LICELL input voltage range	_	_	4.2	V


# 12 General description

# 12.1 Features (in detail)

The industrial and consumer PF8150 is a PMIC designed to be the primary power management building block for NXP high-end multimedia application processors from the i.MX 8 series. It is also capable of providing a power solution for several non-NXP processors.

- Buck regulators
  - SW1, SW2, SW3, SW4, SW5, SW6: 0.4 V to 1.8 V; 2500 mA; up to 1.5 % accuracy
  - SW7; 1.0 V to 4.1 V; 2500 mA; 2 % accuracy
  - Dynamic voltage scaling on SW1, SW2, SW3, SW4, SW5, and SW6
  - SW1, SW2 configurable as a dual-phase regulator up to 5 A current capability
  - SW3, SW4 configurable as a dual-phase regulator up to 5 A current capability
  - SW5, SW6 configurable as a dual-phase regulator up to 5 A current capability
  - SW1, SW2 and SW3 configurable as a triple-phase regulator with up to 7.5 A current capability
  - SW1, SW2, SW3 and SW4 configurable as a quad-phase regulator with up to 10 A current capability
  - VTT termination mode on SW6
  - Programmable current limit
  - Spread-spectrum and manual tuning of switching frequency
- · LDO regulators
  - LDO1, 1.5 V to 5.0 V, 400 mA: 3 % accuracy with optional load switch mode
  - LDO2, 1.5 V to 5.0 V, 400 mA; 3 % accuracy with optional load switch mode and selectable hardware/ software control
  - LDO3, 1.5 V to 5.0 V, 400 mA; 3 % accuracy with optional load switch mode
  - LDO4, 1.5 V to 5.0 V, 400 mA; 3 % accuracy with optional load switch mode
- RTC LDO/Switch supply from system supply or coin cell
  - RTC supply VSNVS 1.8 V/3.0 V/3.3 V, 10 mA
  - Battery-backed memory, including coin cell charger with programmable charge current and voltage
- · System features
  - Fast PMIC startup
  - Advanced state machine for seamless processor interface
  - High-speed I<sup>2</sup>C interface support (up to 3.4 MHz)
  - PGOOD monitor
  - User-programmable Standby and Off modes
  - Programmable soft-start sequence and power-down sequence
  - Programmable regulator configuration
  - 24-channel analog multiplexer for smart system monitoring/diagnostic
- OTP memory for device configuration
- · Monitoring circuit for higher robustness
  - Independent voltage monitoring with programmable fault protection
  - Advanced thermal monitoring and protection
  - External watchdog monitoring and programmable internal watchdog counter
  - I<sup>2</sup>C CRC

# 12.2 Functional block diagram



## 12.3 Power tree summary

Table 9 shows a summary of the industrial and consumer PF8150/PF8250 voltage regulators.

Table 9. Voltage supply summary

Regulator	Туре			VOUT programmable step (mV)	IRATED (mA)
SW1	Buck	SW1IN <sup>[1]</sup>	0.4 V to 1.8	6.25	2500
SW2	Buck	SW2IN <sup>[1]</sup>	0.4 V to 1.8	6.25	2500

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Document feedback


Table 9. Voltage supply summary...continued

Regulator	Туре	Input supply	Regulated output range (V)	VOUT programmable step (mV)	IRATED (mA)
SW3	Buck	SW3IN [1]	0.4 V to 1.8	6.25	2500
SW4	Buck	SW4IN [1]	0.4 V to 1.8	6.25	2500
SW5	Buck	SW5IN <sup>[1]</sup>	0.4 V to 1.8	6.25	2500
SW6	Buck	SW6IN [1]	V <sub>TT</sub> /0.4 to 1.8	6.25	2500
SW7	Buck	SW7IN <sup>[1]</sup>	1.0 V to 4.1	_	2500
LDO1	Linear (P-type)	LDO12IN	1.5 V to 5.0	_	400
LDO2	Linear (P-type)	LDO12IN	1.5 V to 5.0	_	400
LDO3	Linear (P-type)	LDO3IN	1.5 V to 5.0	_	400
LDO4	Linear (P-type)	LDO4IN	1.5 V to 5.0	_	400
VSNVS	LDO/Switch	VIN/LICELL	1.8 V/3.0 V/3.3	_	10

<sup>[1]</sup> Input supply for switching regulators must be capable of sinking current to avoid an overvoltage condition during the Power-down sequence of the device.

# 13 State machine

The industrial and consumer PF8150 features a state of the art state machine for seamless processor interface. The state machine handles the IC start up, provides fault monitoring and reporting, and protects the IC and the system during fault conditions.



<u>Table 10</u> lists the conditions for the different state machine transitions.

Table 10. State machine transition definition

Symbol	Description	Conditions
T	Charachter was	1. STANDBY = 0 && STANDBYINV bit = 0
Transition A	Standby to run	2. STANDBY = 1 && STANDBYINV bit = 1
T 27 B	D	1. STANDBY = 1 && STANDBYINV bit = 0
Transition B	Run to standby	2. STANDBY = 0 && STANDBYINV bit = 1
Transition C	System on to WD reset	1. Hard WD Reset event
Transition D	WD reset to system on	1. 30 µs delay passed && WD_EVENT_CNT < WD_MAX_CNT
Transition E	WD reset to power down (fault)	1. WD_EVENT_CNT = WD_MAX_CNT
		Transitory Off state: device pass through LP_Off to QPU_Off (no power up event present)  1. LPM_OFF = 1  && TBBEN = Low  Power up event from LP Off state
Transition F	LP_Off to QPU_Off	2. LPM_OFF = 0  && TBBEN = Low  && (PWRON = 1 && OTP_PWRON_MODE = 0)  && UVDET< VIN < VIN_OVLO (or VIN_OVLO disabled)  && T <sub>J</sub> < T <sub>SD</sub> && TRIM_NOK = 0 && OTP_NOK = 0
		Power up event from LP_Off state  3. LPM_OFF = 0  && TBBEN = Low  && (PWRON H to L && OTP_PWRON_MODE = 1)  && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled)  && T <sub>J</sub> < T <sub>SD</sub> && TRIM_NOK = 0 && OTP_NOK = 0
		Transitory Off state: device pass through LP_Off to QPU_Off (no power up event present) 4. TBBEN = High (V1P5D)

Table 10. State machine transition definition...continued

Symbol	Description	Conditions
		Transitory QPU_Off state, power on event occurs from LP_Off state, after self-test is passed, QPU_Off is just a transitory state until power up sequence starts.  1. LPM_OFF = 0 && TBBEN = Low && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0
		Power up event from QPU_Off state  2. LPM_OFF = 1  && (PWRON = 1 && OTP_PWRON_MODE = 0)  && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled  && T <sub>J</sub> < T <sub>SD</sub> && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0
		Power up event from QPU_Off state  3. LPM_OFF = 1  && (PWRON H to L && OTP_PWRON_MODE = 1)  && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled)  && T <sub>J</sub> < T <sub>SD</sub> && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0
		Power up event from QPU_Off state 4. TBBEN = High && (PWRON = 1 && OTP_PWRON_MODE = 0) && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled && T <sub>J</sub> < T <sub>SD</sub> && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0
Transition L	QPU_Off to power up	Power up event from QPU_Off state  5. TBBEN = High  && (PWRON H to L && OTP_PWRON_MODE = 1)  && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled)  && T <sub>J</sub> < T <sub>SD</sub> && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK=0
		Transitory QPU_Off state, Power on event occurs from LP_Off state, after self-test is passed, QPU_Off is just a transitory state until power up sequence starts 6. LPM_OFF = 0 && TBBEN = Low && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0 && OTP_XFAILB_EN = 1 && XFAILB = HIGH
		Power up event from QPU_Off state 7. LPM_OFF = 1 && (PWRON = 1 && OTP_PWRON_MODE = 0) && T <sub>J</sub> < T <sub>SD</sub> && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0 && OTP_XFAILB_EN = 1 && XFAILB = HIGH
		Power up event from QPU_Off state  8. LPM_OFF = 1  && (PWRON H to L && OTP_PWRON_MODE = 1)  && T <sub>J</sub> < T <sub>SD</sub> && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled)  && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0  && OTP_XFAILB_EN = 1 && XFAILB = HIGH

Table 10. State machine transition definition...continued

Symbol	Description	Conditions	
		Power up event from QPU_Off state during TBB mode  9. TBBEN = 1  && (PWRON = 1 && OTP_PWRON_MODE = 0)  && T <sub>J</sub> < T <sub>SD</sub> && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled)  && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0  && OTP_XFAILB_EN = 1 && XFAILB = HIGH	
		Power up event from QPU_Off state during TBB mode  10. TBBEN = 1  && (PWRON H to L && OTP_PWRON_MODE = 1)  && T <sub>J</sub> < T <sub>SD</sub> && UVDET < VIN < VIN_OVLO (or VIN_OVLO disabled)  && TRIM_NOK = 0 && OTP_NOK = 0 && STEST_NOK = 0  && OTP_XFAILB_EN = 1 && XFAILB = HIGH	
Transition M	Power up sequence to system on	RESETBMCU is released as part of the power up sequence	
		Requested turn off event  1. OTP_PWRON_MODE = 0 && PWRON = 0	
		Requested turn off event  2. OTP_PWRON_MODE = 1 && (PWRON H to L && PWRON = low for t > TRESET)	
Transition N	System on to power down (turn off)	Requested turn off event 3. PMIC_OFF = 1 && 500µs_Shutdown_Timer_Expired	
		Protective turn off event (no PMIC fault) 4. VIN_OVLO_SDWN = 1 && VIN_OVLO detected for longer than VIN_OVLO_DBNC time	
		External turn off event (no PMIC fault)  5. OTP_XFAILB_EN = 1  && XFAILB → Low && 20 µs synchronization time is expired	
		Turn off event due to PMIC fault  1. Fault Timer expired	
Transition Z	System on to power down (fault)	Turn off event due to PMIC fault 2. FAULT_CNT = FAULT_MAX_CNT	
		Turn off event due to PMIC fault 3. Thermal shutdown $T_J > T_{SD}$	
Transition O	Power down (turn off) to LP_Off	Requested turn off event moves directly to LP_Off  1. Power down sequences finished	
Transition Q	Power up to power down (fault)	Power up failure 1. Failure during power up sequence	
Transition S	Power down (fault) to fault transition	Turn off event due to a fault condition moves to fault transition  1. Power down sequence is finished	
Transition U	Fault transition to LP_Off	Transitory fault transition  Moves automatically to LP_Off state after increasing the FS_CNT system fault counter	

## 13.1 State descriptions

### 13.1.1 OTP/TRIM load

Upon VIN application, the V1P5D and V1P5A regulators are turned on automatically. Once the V1P5D and V1P5A cross their respective power-on reset (POR) thresholds, the fuses (for trim and OTP) are loaded into the mirror registers and into the functional I<sup>2</sup>C registers, if configured by the voltage on the VDDOTP pin.

The fuse circuits have a CRC error check routine and an error correction code (ECC) algorithm routine. These routines report and protect against register loading errors on the mirror registers. If a register loading

error is detected, the corresponding TRIM\_NOK or OTP\_NOK flag is asserted. See <u>OTP/TBB and default configurations</u> for details on handling fuse load errors.

If no fuse load errors are present, VSNVS is configured as indicated in the OTP configuration bits, and the state machine moves to the LP OFF state.

#### 13.1.2 LP\_Off state

The LP\_Off state is a low-power off mode selectable by the LPM\_OFF bit during the system on modes. By default, the LPM\_OFF = 0 when VIN crosses the UVDET threshold, therefore the state machine stops at the LP\_Off state until a valid power up event is present. When LPM\_OFF = 1, the state machine transitions automatically to the QPU\_Off state if no power up event has been present and waits in the QPU\_Off until a valid power up event is present.

The selection of the LPM\_OFF bit is based on whether prioritizing low quiescent current (stay in LP\_Off) or quick power up (move to QPU Off state).

If a power-up event is started in the LP\_Off state with LPM\_OFF = 0, and a fuse loading error is detected, the industrial and consumer PF8150 ignores the power-up event and remains in the LP\_Off state to avoid any potential damage to the system.

To be in the LP\_Off state, it is necessary to have VIN present. If a valid LICELL is present, but VIN is below the UVDET, the industrial and consumer PF8150 enters the coin cell state.

#### 13.1.3 QPU\_Off state

The QPU\_Off state is a higher power consumption Off mode, in which all internal circuitry required for a power on is biased and ready to start a Power-up sequence.

If LPM\_OFF = 1 and no turn-on event is present, the device stops at the QPU\_Off state, and waits until a valid turn-on event is present.

In this state, if the VDDIO supply is provided externally, the device is able to communicate through I<sup>2</sup>C to access and modify the mirror registers in order to operate the device in TBB mode or to program the OTP registers as described in OTP/TBB and default configurations.

By default, the coin cell charger is disabled during the QPU\_Off state when VIN crosses the UVDET threshold, but it may be turned on or off in this state once it is programmed by COINCHG\_OFF during the system-on states.

If a power up event is started and any of the TRIM\_NOK, OTP\_NOK or STEST\_NOK flags are asserted, the device ignores the power-up event and remains in the QPU\_Off state. See for more details on debugging a fuse loading failure.

Upon a power-up event, the default configuration from OTP or hardwire is loaded into their corresponding I<sup>2</sup>C functional register map in the transition from QPU\_Off to the power-up state.

#### 13.1.4 Power-up sequence

During the Power-up sequence, the external regulators are turned on in a predefined order as programmed by the default (OTP or hardwire) sequence.

If PGOOD is used as a GPO, it can also be set high as part of the Power-up sequence in order to allow sequencing of any external supply/device controlled by the PGOOD pin.

The RESETBMCU is also programmed as part of the Power-upsequence, and it is used as the condition to enter system-on states. The RESETBMCU may be released in the middle of the Power-up sequence, in this case, the remaining supplies in the power up continue to power up as the device is in the Run state. See <a href="Power-up sequencing">Power-up sequencing</a> for details.

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

#### 13.1.5 System-on states

During the system-on states, the MCU is powered and out of reset, and the system is fully operational.

The system on state is a virtual state composed of two modes of operation:

- Run state
- · Standby state

Registers to control the regulators' output voltage, regulator enable, interrupt masks, and other miscellaneous functions can be written to or read from the functional I<sup>2</sup>C register map during the system-on states.

#### 13.1.5.1 Run state

If the power up state is successfully completed, the state machine transitions to the Run state. In this state, RESETBMCU is released high, and the MCU is expected to boot up and set up specific registers on the PMIC as required during the system boot-up process.

The Run mode is intended to be used as the normal mode of operation for the system.

Each regulator has specific registers to control its output voltage, operation mode and/or enable/disable state during the un state.

By default, the VSWx\_RUN[7:0] / VLDOx\_RUN[3:0] registers are loaded with the data stored in the OTP\_VSWx[7:0] or OTP\_VLDOx[3:0] bits respectively.

SW7 uses one global register to configure the output voltage during Run or Standby mode. Upon power up, the VSW7[4:0] bits are loaded with the values of the OTP\_VSW7[4:0].

Upon power up, if the switching regulator is part of the power-up sequence, the SWx\_RUN\_MODE[1:0] bits will be loaded as needed by the system:

- When OTP SYNCIN EN = 1, default SWx RUN MODE at power up is always set to PWM (0b01)
- When OTP SYNCOUT EN = 1, default SWx RUN MODE at power up is always set to PWM (0b01)
- When OTP FSS EN = 1, default SWx RUN MODE at power up is always set to PWM (0b01)
- If none of the above conditions is met, the default value of the SWx\_RUN\_MODE bits at power up will be set by the OTP SW MODE bits.

When OTP SW MODE = 0, the default value of the SWx RUN MODE bits are set to 0b11 (autoskip).

When OTP SW MODE = 1, the default value of the SWx RUN MODE bits are set to 0b01 (PWM).

If the switching regulator is not part of the power-up sequence, the SWx\_RUN\_MODE[1:0] bits are loaded with 0b00 (Off mode).

Likewise, if the LDO is part of the Power-up sequence, the LDOx\_RUN\_EN bit is set to 1 (enabled) by default. If the LDO is not selected as part of the Power-up sequence, the LDOx\_RUN\_EN bit is set to 0 (disabled) by default.

In a typical system, each time the processor boots up (PMIC transitions from Off mode to Run state), all output voltage configurations are reset to the default OTP configuration. At this point, the MCU should configure the PMIC to its desired usage in the application.

#### 13.1.5.2 Standby state

The Standby state is intended to be used as a Low-power (state retention) mode of operation. In this state, the voltage regulators can be preset to a specific low-power configuration in order to reduce power consumption during the system's sleep or state retention modes of operation.

MC32PF8150\_MC34PF8150

The Standby state is entered when the STANDBY pin is pulled high or low as defined by the STANBYINV bit. The STANDBY pin is pulled high/low by the MCU to enter/exit

system low power mode. See STANDBY for detailed configuration of the STANDBY pin.

Each regulator has specific registers to control its output voltage, operation mode, and/or enable/disable state during the Standby state.

By default, the VSWx\_STBY[7:0] / VLDOx\_STBY[3:0] registers are loaded with the data stored in the OTP VSWx[7:0] or OTP VLDOx[3:0] bits, respectively.

Upon power up, if the switching regulator is part of the Power-up sequence, the SWx\_STBY\_MODE[1:0] bits will be loaded as needed by the system:

- When OTP\_SYNCIN\_EN = 1, default SWx\_STBY\_MODE at power up is always set to PWM (0b01)
- When OTP SYNCOUT EN = 1, default SWx STBY MODE at power up is always set to PWM (0b01)
- When OTP FSS EN = 1, default SWx STBY MODE at power up should always be set to PWM (0b01)
- If none of the conditions above are met, the default value of the SWx\_STBY\_MODE bits at power up will be set by the OTP\_SW\_MODE bits.

When OTP\_SW\_MODE = 0, the default value of the SWx\_STBY\_MODE bits are set to 0b11 (autoskip).

When OTP\_SW\_MODE = 1, the default value of the SWx\_STBY\_MODE bits are set to 0b01 (PWM).

If the switching regulator is not part of the Power-up sequence, the SWx\_STBY\_MODE[1:0] bits are loaded with 0b00 (Off mode).

Likewise, if the LDO is part of the Power-up sequence, the LDOx\_RUN\_EN bit is set to 1 (enabled) by default. If the LDO is not selected as part of the power-up sequence, the LDOx\_RUN\_EN bit is set to 0 (disabled) by default.

Upon power up, the Standby registers are loaded with the same default OTP values as the Run mode. The MCU is expected to program the desired Standby values during boot up.

If any of the external regulators are disabled in the Standby state, the power-down sequencer is engaged as described in Power-down sequencing.

#### 13.1.6 WD Reset

When a hard watchdog reset is present, the state machine increments the WD\_EVENT\_CNT[3:0] register and compares against the WD\_MAX\_CNT[3:0] register. If WD\_EVENT\_CNT[3:0] = WD\_MAX\_CNT[3:0], the state machine detects a cyclic watchdog failure, powers down the external regulators and proceeds to the fail-safe transition.

If WD EVENT CNT[3:0] < WD MAX CNT[3:0], the state machine performs a hard WD reset.

A hard WD reset can be generated from either a transition in the WDI pin or a WD event initiated by the internal watchdog counter as described in Watchdog reset behaviors.

#### 13.1.7 Power-down state

During the Power-down state, all regulators except VSNVS are disabled as configured in the Power-down sequence. The Power-down sequence is programmable as defined in <a href="Power-down sequencing">Power-down sequencing</a>.

Two types of events may lead to the Power-down sequence:

- Non-faulty turn-off events: move directly into LP\_Off state as soon as the Power-down sequence is finalized.
- Turn-off events due to a PMIC fault: move to the Fail-safe transition as soon as the power-down sequence is finalized.

MC32PF8150\_MC34PF8150

#### 13.1.8 Fault transition

The fault transition is entered if the industrial and consumer PF8150 initiates a turn off event due to a PMIC fault.

If the fault transition is entered, the industrial and consumer PF8150 provides four FAIL bits to indicate the source of the failure:

- The PU FAIL is set to 1 when the device shuts down due to a power up failure
- The WD FAIL is set to 1 when the device shuts down due to a watchdog event counter max out
- The REG\_FAIL is set to 1 when the device shuts down due to a regulator failure (fault counter maxed out or fault timer expired)
- The TSD FAIL is set to 1 when the device shuts down due to a thermal shutdown

The value of the FAIL bits is retained as long as VIN > UVDET.

The MCU can read the FAIL bits during the system-on states in order to obtain information about the previous failure and can clear them by writing a 1 to them, provided the state machine is able to power up successfully after such failure.

#### 13.1.9 Coin cell state

When VIN is not present and the LICELL pin has a valid voltage, the device is placed into a Coin cell state. In this state, only VSNVS remains on (if programmed to do so by the OTP\_VSNVSVOTL[1:0] bits). VSNVS is expected to provide power to the SNVS domain on the MCU as long as the LICELL pin has a valid input suitable to supply the configured VSNVS output voltage.

# 14 General device operation

#### **14.1 UVDET**

UVDET works as the main operation threshold for the industrial and consumer PF8150. Crossing UVDET on the rising edge is a mandatory condition for OTP fuses to be loaded into the mirror registers and allows the main industrial and consumer PF8150 operation.

If VIN is below the UVDET threshold, the device remains in an unpowered state if no valid LICELL is present, or in the LICELL mode if a valid LICELL voltage is present. A 100 mV hysteresis is implemented on the UVDET comparator to set the falling threshold.

Table 11. UVDET threshold

Symbol	Parameter	Min	Тур	Max	Unit
UVDET	Rising UVDET	2.8	2.85	2.9	V
UVDET	Falling UVDET	2.7	2.75	2.8	V

#### 14.2 VIN OVLO condition

The VIN\_OVLO circuit monitors the main input supply of the industrial and consumer PF8150. When this block is enabled, the industrial and consumer PF8150 monitors its input voltage and can be programmed to react to an overvoltage in two ways:

- When VIN\_OVLO\_SDWN = 0, the VIN\_OVLO event triggers an OVLO interrupt but does not turn off the
  device.
- When VIN\_OVLO\_SDWN = 1, the VIN\_OVLO event initiates a Power-down sequence.

When VIN\_OVLO\_EN = 0, the OVLO monitor is disabled, and when VIN\_OVLO\_EN = 1, the OVLO monitor is enabled. The default configuration of the VIN\_OVLO\_EN bit is set by the OTP\_VIN\_OVLO\_EN bit in OTP. Likewise, the default value of the VIN\_OVLO\_SDWN bit is set by the OTP\_VIN\_OVLO\_SDWN upon power up.

During a power-up transition, if OTP\_VIN\_OVLO\_SDWN = 0, the device allows the external regulators to come up and the industrial and consumer PF8150 announces the VIN\_OVLO condition through an interrupt. If OTP\_VIN\_OVLO\_SDWN = 1, the device stops the Power-up sequence and returns to the corresponding Off mode

Debounce on the VIN\_OVLO comparator is programmable to 10  $\mu$ s, 100  $\mu$ s, or 1.0 ms, using the VIN\_OVLO\_DBNC[1:0] bits. The default value for the VIN\_OVLO debounce is set by the OTP\_VIN\_OVLO\_DBNC[1:0] bits upon power up.

Table 12. VIN OVLO debounce configuration

VIN_OVLO_DBNC[1:0]	VINOVLO debounce value (μs)
00	10
01	100
10	1000
11	Reserved

Table 13. VIN OVLO specifications

Symbol	Parameter	Min	Тур	Max	Unit
VIN_OVLO	VIN overvoltage lockout rising <sup>[1]</sup>	5.7	5.8	5.9	V

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Table 13. VIN\_OVLO specifications...continued

Symbol	Parameter	Min	Тур	Max	Unit
VIN_OVLO_HYS	VIN overvoltage lockout hysteresis <sup>[1]</sup>	_	_	100	mV

<sup>[1]</sup> Operating the device above the maximum VIN = 5.5 V for extended periods of time may degrade and cause permanent damage to the device.

# 14.3 IC startup timing with PWRON pulled up

The industrial and consumer PF8150 features a fast internal core Power-up sequence to fulfill system power-up timing requirements of 5.0 ms or less, from application of power until the MCU is out of reset. This kind of requirement needs a maximum ramp-up time of 1.5 ms for VIN to cross the UVDET threshold in the rising edge.

A maximum core biasing time of 1.5 ms from VIN crossing to UVDET until the beginning of the Power-up sequence is ensured to allow up to a 1.5 ms timeframe for the voltage regulators' Power-up sequence.

Timing for the external regulators to start up is programmed by default in the OTP fuses.

The 5.0 ms power-up timing requirement is only applicable when the PWRON pin operates in level-sensitive mode OTP\_PWRON\_MODE = 0. Turn-on timing, however, is expected to be the same for both level-sensitive or edge-sensitive modes after the power-on event is present.

In applications using the VSNVS regulator, if VSNVS is required to reach regulation before system regulators come up, the system should use the SEQ[7:0] bits to delay the system regulators. This delay allows enough time for VSNVS to reach regulation before the Power-up sequence is started.




Table 14. Startup timing requirements (PWRON pulled up)

Symbol	Parameter	Min	Тур	Max	Unit
tvin_rise	Rise time of VIN from VPWR application to UVDET (system dependent)	10	_	1500	μs
tstest_done	Time from VIN crossing UVDET to STEST_done going high (self-test performed and passed)	_	_	1.4	ms
tfirst	Time from STEST_done to first slot of Power-up sequence	_	_	100	μs
treg2reset	Time from first regulator enabled to RESETBMCU asserted to guarantee 5.0 ms PMIC boot up [1]	_	_	1.5	ms

<sup>[1]</sup> External regulators' Power-up sequence time (t<sub>reg2reset</sub>) is programmed by OTP and may be longer than 1.5 ms. However, 1.5 ms is the maximum allowed time to ensure power up within 5.0 ms.

# 14.4 IC startup timing with PWRON pulled low during VIN application

It is possible that PWRON is held low when VIN is applied. By default, the LPM\_OFF bit is reset to 0 upon crossing UVDET, therefore the industrial and consumer PF8150 remains in the LP\_Off state as described in LP\_Off state. In this scenario, quiescent current in the LP\_Off state is kept to a minimum. When PWRON goes high with LPM\_OFF = 0, the PMIC startup is expected to take longer, since it has to enable most of the internal circuits and perform the self-test before starting a Power-up sequence.

Figure 7 shows startup timing with LPM OFF = 0.




Table 15. Startup with PWRON driven high externally and LPM\_OFF = 0

Symbol	Parameter	Min	Тур	Max	Unit
tvin_rise	Rise time of VIN from VPWR application to UVDET (system dependent)	10	_	1500	μs
tfuseload	Time from VIN crossing UVDET to Fuse_Load_ done (fuse loaded correctly)	_	_	600	μs
tpwrup_lpm	Time from PWRON going high to the STEST_ done (self-test performed and passed)	_	_	700	μs
tfirst	Time from STEST_done to first slot of Power-up sequence	_	_	100	μs
treg2reset	Time from first regulator enabled to <sup>[1]</sup> RESETBMCU asserted to guarantee 5.0 ms PMIC boot up	_	_	1.5	ms

 $<sup>[1] \</sup>qquad \text{External regulators' Power-up sequence time } (t_{\text{reg2reset}}) \text{ is programmed by OTP and may be longer than } 1.5 \text{ ms.}$ 

# 14.5 Power up

#### 14.5.1 Power-up events

Upon a power cycle (VIN > UVDET), the LPM\_OFF bit is reset to 0, therefore the device moves to the LP\_Off state by default. The actual value of the LPM\_OFF bit can be changed during the Run mode and is maintained until VIN crosses the UVDET threshold.

In either one of the Off modes, the industrial and consumer PF8150 can be enabled by the following power-up events:

- 1. When OTP\_PWRON\_MODE = 0, the PWRON pin is pulled high.
- 2. When OTP\_PWRON\_MODE = 1, the PWRON pin experiences a high-to-low transition and remains low for a time determined using the timer.

A power-up event is valid only if:

- VIN > UVDET
- VIN < VIN OVLO (unless the OVLO is disabled or OTP VIN OVLO SDWN = 0)
- Tj < thermal shutdown threshold
- TRIM NOK = 0 && OTP NOK = 0 && STEST NOK = 0

#### 14.5.2 Power-up sequencing

The Power-up sequencer controls the time and order in which the voltage regulators and other controlling I/Os are enabled when going from the Off mode into the Run state.

The OTP SEQ TBASE[1:0] bits set the default time base for the power-up and power-down sequencer.

The SEQ\_TBASE[1:0] bits can be modified during the System-on states in order to change the sequencer timing during Run/Standby transitions, as well as the power-down sequence.

Table 16. Power-up time base register

OTP bits OTP_SEQ_TBASE[1:0]	Functional bits SEQ_TBASE[1:0]	Sequencer time base (μs)
00	00	30
01	01	120
10	10	250
11	11	500

The Power-up sequence may include any of the following:

- · Switching regulators
- LDO regulators
- · PGOOD pin if programmed as a GPO
- RESETBMCU

The default sequence slot for each one of these signals is programmed via the OTP configuration registers. They can be modified in the functional I<sup>2</sup>C register map to change the order in which the sequencer behaves during the Run/Standby transitions, as well as the Power-down sequence.

The \_SEQ[7:0] bits set the regulator/pin sequence from 0 to 254. Sequence code 0x00 indicates that the particular output is not part of the startup sequence and remains in an Off state (in case of a regulator) or remains low/disabled (in the case of the PGOOD pin used as a GPO).

MC32PF8150\_MC34PF8150

Table 17. Power-up sequence registers

OTP bits OTP_SWx_SEQ[7:0]/ OTP_LDOx_SEQ[7:0]/ OTP_PGOOD_SEQ[7:0]/ OTP_RESETBMCU_SEQ[7:0]	Functional bits SWx_SEQ[7:0]/ LDOx_SEQ[7:0]/ PGOOD_SEQ[7:0]/ RESETBMCU_SEQ[7:0]	Sequence slot	Startup time (µs)
0000000	00000000	Off	Off
0000001	0000001	0	SLOT0 (right after PWRON event is valid)
00000010	0000010	1	SEQ_TBASE x SLOT1
11111111	11111111	254	SEQ_TBASE x SLOT254


If RESETBMCU is not programmed in the OTP sequence, it will be enabled by default after the last regulator programmed in the Power-up sequence.

When the \_SEQ[7:0] bits of all regulators and PGOOD used as a GPIO are set to 0x00 (off) and a power-on event is present, the device moves to the Run state in secondary mode. In this mode, the device is enabled without any voltage regulator or GPO enabled. If the RESETBMCU is not programmed in a power-up sequence slot, it is released when the device enters the Run state.

The secondary mode is a special case of the Power-up sequence to address the scenario when the industrial and consumer PF8150 is working as a secondary PMIC, and supplies are meant to be enabled by the MCU during the system operation. In this scenario, if RESETBMCU is used, it is connected to the primary RESETBMCU pin.


The PWRUP\_I interrupt bit is asserted at the end of the Power-up sequence when the time slot of the last regulator in the sequence has ended.

Figure 8 provides an example of the Power-up/down sequence coming from the Off modes.



When transitioning from Standby mode to Run mode, the Power-up sequencer is activated only if any of the external regulators is re-enabled during this transition. If none of the regulators toggle from off to on and only voltage changes are being performed when entering or exiting Standby mode, the changes for the voltage regulators are made simultaneously, rather than going through the power-up sequencer.

<u>Figure 9</u> shows an example of the power-up/down sequence when transitioning between Run and Standby modes.



The PWRUP\_I interrupt is set while transitioning from Standby to Run, even if the sequencer is not used. This is used to indicate that the transition is complete and the device is ready to perform proper operation.

#### 14.6 Power down

#### 14.6.1 Turn-off events

Turn-off events may be requested by the MCU (non-PMIC fault related), or may be due to a critical failure of the PMIC (hard-fault condition).

The following are considered non-PMIC failure turn-off events:

- When OTP\_PWRON\_MODE = 0, the device starts a Power-down sequence when the PWRON pin is pulled low.
- 2. When OTP\_PWRON\_MODE = 1, the device starts a Power-down sequence when the PWRON pin sees a transition from high to low and remains low for longer than TRESET.
- 3. When bit PMIC\_OFF is set to 1, the device starts a 500 µs shutdown timer. When the shutdown timer is started, the industrial and consumer PF8150 sets the SDWN\_I interrupt and asserts the INTB pin provided it is not masked. At this point, the MCU can read the interrupt and decide whether to continue with the turn-off event, or stop it in case it was sent by mistake.
  - If the SDWN\_I bit is cleared before the 500 µs shutdown timer is expired, the shutdown request is cancelled and the shutdown timer is reset; otherwise, if the shutdown timer is expired, the industrial and consumer PF8150 starts a power down sequence.
  - The PMIC\_OFF bit self-clears after SDWN\_I flag is cleared.
- 4. When VIN\_OVLO\_EN = 1 and VIN\_OVLO\_SDWN = 1, and a VIN\_OVLO event is present.

Turn off events due to a hard fault condition:

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

- 1. If an OV, UV or ILIM condition is present long enough for the fault timer to expire.
- 2. In the event that an OV, UV or ILIM condition appears and clears cyclically, and the FAULT\_CNT[3:0] = FAULT\_MAX\_CNT[3:0].
- 3. If the watchdog fail counter overflows, that is, WD EVENT CNT = WD MAX CNT.
- 4. When Tj crosses the thermal shutdown threshold as the temperature rises.

When the industrial and consumer PF8150 experiences a turn-off event due to a hard fault condition, the devices pass through the fail-safe transition after regulators have been powered down.

#### 14.6.2 Power-down sequencing

During a Power-down sequence, output voltage regulators can be turned off in two different modes. as defined by the PWRDWN\_MODE bit.

- 1. When PWRDWN\_MODE = 0, the regulators power down in sequential mode.
- 2. When PWRDWN\_MODE = 1, the regulators power down by groups.

During the transition from Run to Standby, the power-down sequencer is activated in the corresponding mode, if any of the external regulators are turned off in the Standby configuration. If external regulators are not turned off during this transition, the power-down sequencer is bypassed and the transition happens at once (any associated DVS transitions could still take time).

The PWRDN\_I interrupt is set at the end of the transition from Run to Standby when the last regulator has reached its final state, even if external regulators are not turned off during this transition.

#### 14.6.2.1 Sequential power-down

When the device is set to the sequential power-down, it uses the same \_SEQ[7:0] registers as the Power-up sequence to power down in reverse order.

All regulators with the \_SEQ[7:0] bits set to 0x00 power down immediately and the remaining regulators power down one OTP\_SEQ\_TBASE[1:0] delay after that, in reverse order as defined in the \_SEQ[7:0] bits.

If the PGOOD pin is used as a GPO, it is de-asserted as part of the Power-down sequence as indicated by the PGOOD\_SEQ[7:0] bits.

If the MCU requires a different Power-down sequence, it can change the values of the SEQ\_TBASE[1:0] and the SEQ[7:0] bits during the system-on states.

When the state machine passes through any of the off modes, the contents of the SEQ\_TBASE[1:0] and \_SEQ[7:0] bits are reloaded with the corresponding mirror register (OTP) values before the next Power-up sequence.

#### 14.6.2.2 Group power down

When the device is configured to power down in groups, each regulator is assigned to a specific power-down group. All regulators assigned to the same group are disabled at the same time when the corresponding group is due to be disabled.

Power-down groups shut down in decreasing order, starting from the lowest hierarchy group, with a regulator shutting down (for instance, Group 4 being the lowest hierarchy and Group 1 the highest hierarchy group). If no regulators are set to the lowest hierarchy group, the Power-down sequence timer starts off the next available group that contains a regulator to power down.

Each regulator has its own \_PDGRP[1:0] bits to set the power down group it belongs to as shown in Table 18

Table 18. Power down regulator group bits

OTP_SWx_PDGRP[1:0] OTP_LDOx_PDGRP[1:0] OTP_PGOOD_PDGRP[1:0] OTP_RESETBMCU_PDGRP[1:0]	SWx_PDGRP[1:0] LDOx_PDGRP[1:0] PGOOD_PDGRP[1:0] RESETBMCU_PDGRP[1:0]	Description	
00	00	Regulator belongs to Group 4	
01	01	Regulator belongs to Group 3	
10	10	Regulator belongs to Group 2	
11	11	Regulator belongs to Group 1	

If the PGOOD pin is used as a GPO, the PGOOD\_PDGRP[1:0] is used to turn off the PGOOD pin in a specific group during the power-down sequence. If the PGOOD pin is used in power good mode, it is recommended that the OTP\_PGOOD\_PDGRP bits are set to 11 to ensure the group power down sequencer does not detect these bits as part of Group 4.

Each one of the power-down groups has programmable time delay registers to set the time delay after the regulators in this group have been turned off, when the next group can start to power down.

Table 19. Power-down counter delay

OTP bits OTP_GRPx_DLY[1:0]	Functional bits GRPx_DLY[1:0]	Power down delay (μs)
00	00	120
01	01	250
10	10	500
11	11	1000


If RESETBMCU is required to be asserted first before any of the external regulators from the corresponding group, the RESETBMCU\_DLY bits provide a selectable delay to disable the regulators after RESETBMCU is asserted.

Table 20. Programmable delay after RESETBMCU is asserted

	Functional bits RESETBMCU_DLY[1:0]	RESETBMCU delay (μs)
00	00	No delay
01	01	10
10	10	100
11	11	500

If RESETBMCU\_DLY is set to 0x00, all regulators in the same power down group as RESETBMCU are disabled at the same time RESETBMCU is asserted.

Figure 10 shows an example of the Power-down sequence when PWRDWN\_MODE = 1.




#### 14.6.2.3 Power-down delay

After a Power-down sequence is started, the PWRON pin should be masked until the sequence is finished and the programmable power-down delay is reached, then the device can power up again if a power-up event is present. The power-down delay time can be programmed by OTP via the OTP\_PD\_SEQ\_DLY[1:0] bits.

Table 21. Power down delay selection

OTP_PD_SEQ_DLY[1:0]	Delay after Power-down sequence	
00	No delay	
01	1.5 ms	
10	5.0 ms	
11	10 ms	



The default value of the OTP\_PD\_SEQ\_DLY[1:0] bits on an unprogrammed OTP device is 00.

#### 14.7 Fault detection

Three types of faults are monitored per regulator: UV, OV and ILIM. Faults are monitored during the Power-up sequence, Run, Standby, and WD reset states. A fault event is sent to the MCU through the INTB pin if the corresponding fault is not masked.

The fault configuration registers are reset to their default values after the power-up sequences, and the system must configure them as required during the boot-up process via I<sup>2</sup>C commands.

For each type of fault, there is an  $I^2C$  bit that is used to select whether the regulator is kept enabled or disabled when the corresponding regulator experience a fault event.

SWx ILIM STATE / LDOx ILIM STATE

- 0 = regulator disabled upon an ILIM fault event
- 1 = regulator remains on upon an ILIM fault event

SWx OV STATE/LDOx OV STATE

- 0 = regulator disabled upon an OV fault event
- 1 = regulator remains on upon an OV fault event

SWx\_UV\_STATE / LDOx\_UV\_STATE

- 0 = regulator disabled upon an UV fault event
- 1 = regulator remains on upon an UV fault event

The following table lists the functional bits associated with enabling/disabling the external regulators when they experience a fault.

Table 22. Regulator control during fault event bits

Regulator	Bit to disable the	Bit to disable the	Bit to disable the
	regulator during current	regulator during	regulator during
	limit	undervoltage	overvoltage
SW1	SW1_ILIM_STATE	SW1_UV_STATE	SW1_OV_STATE

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.


Document feedback

Table 22. Regulator control during fault event bits...continued

Regulator	Bit to disable the regulator during current limit	Bit to disable the regulator during undervoltage	Bit to disable the regulator during overvoltage
SW2	SW2_ILIM_STATE	SW2_UV_STATE	SW2_OV_STATE
SW3	SW3_ILIM_STATE	SW3_UV_STATE	SW3_OV_STATE
SW4	SW4_ILIM_STATE	SW4_UV_STATE	SW4_OV_STATE
SW5	SW5_ILIM_STATE	SW5_UV_STATE	SW5_OV_STATE
SW6	SW6_ILIM_STATE	SW6_UV_STATE	SW6_OV_STATE
SW7	SW7_ILIM_STATE	SW7_UV_STATE	SW7_OV_STATE
LDO1	LDO1_ILIM_STATE	LDO1_UV_STATE	LDO1_OV_STATE
LDO2	LDO2_ILIM_STATE	LDO2_UV_STATE	LDO2_OV_STATE
LDO3	LDO3_ILIM_STATE	LDO3_UV_STATE	LDO3_OV_STATE
LDO4	LDO4_ILIM_STATE	LDO4_UV_STATE	LDO4_OV_STATE

ILIM faults are debounced for 1.0 ms before they can be detected as a fault condition. If the regulator is programmed to disable upon an ILIM condition, the regulator turns off as soon as the ILIM condition is detected.

OV/UV faults are debounced as programmed by the OV\_DB and UV\_DB registers, before they are detected as a fault condition. If the regulator is programmed to disable upon an OV or UV, the regulator will turn off if the fault persists for longer than 300 µs after the OV/UV fault has been detected.




When a regulator is programmed to disable upon an OV, UV, or ILIM fault, a bit is provided to decide whether a regulator can return to its previous configuration or remain disabled when the fault condition is cleared.

### SWx FLT REN/LDOx FLT REN

- 0 = regulator remains disabled after the fault condition is cleared or no longer present
- 1 = regulator returns to its previous state if fault condition is cleared

If a regulator is programmed to remain disabled after clearing the fault condition, the MCU can turn it back on during the system on states by toggling off and on the corresponding mode/enable bits.

When the bit SWx\_FLT\_REN = 1, if a regulator is programmed to turn off upon an OV, UV or ILIM condition, the regulator returns to its previous state 500 µs after the fault condition is cleared. If the regulator is programmed to turn off upon an ILIM condition, the device may take up to 1.0 ms to debounce the ILIM condition removal, in addition to the 500 µs wait period to re-enable the regulator.



When the LDO2 is controlled by hardware using the LDO2EN pin and programmed to turn off upon an OV, UV or ILIM fault, the LDO2\_FLT\_REN bit still controls whether the regulator returns to its previous state or not regardless the state of the LDO2EN pin.

If LDO2 controlled by LDO2EN pin is instructed to remain disabled by the LDO2\_FLT\_REN bit, it recovers hardware control by modifying the LDO2\_EN bits in the I<sup>2</sup>C register maps. See <u>LDO2EN</u> for details on the hardware control of the LDO2 regulator.

To avoid fault cycling, a global fault counter is provided. Each time any of the external regulators encounters a fault event, the industrial and consumer PF8150 compares the value of the FAULT\_CNT[3:0] against the FAULT\_MAX\_CNT, and if it is not equal, it increments the FAULT\_CNT[3:0] and proceeds with the fault protection mechanism.

The processor is expected to read the counter value and reset it when the faults have been cleared and the device returns to normal operation. If the processor does not reset the fault counter and it equals the FAULT\_MAX\_CNT[3:0] value, the state machine initiates a Power-down sequence.

The default value of the FAULT\_MAX\_CNT[3:0] is loaded from the OTP\_FAULT\_MAX\_CNT[3:0] bits during the Power-up sequence.

When the FAULT\_MAX\_CNT[3:0] is set to 0x00, the system disables the turn-off events due to a fault counter maxing out.

MC32PF8150\_MC34PF8150

When a regulator experiences a fault event, a fault timer is started. While this timer is in progress, the expectation is that the processor takes actions to clear the fault. For example, it could reduce its load in the event of a current limit fault, or turn off the regulator in the event of an overvoltage fault.

If the fault clears before the timer expires, the state machine resumes the normal operation, and the fault timer gets reset. If the fault does not clear before the timer expires, a Power-down sequence is initiated to turn off the voltage regulators.

The default value of the fault timer is set by the OTP\_TIMER\_FAULT[3:0], however the duration of the fault timer can be changed during the system on states by modifying the TIMER\_FAULT[3:0] bits in the I<sup>2</sup>C registers.

Table 23. Fault timer register configuration

OTP bits OTP_TIMER_FAULT [3:0]	Functional bits TIMER_FAULT [3:0]	Timer value (ms)
0000	0000	1
0001	0001	2
0010	0010	4
0011	0011	8
0100	0100	16
0101	0101	32
0110	0110	64
0111	0111	128
1000	1000	256
1001	1001	512
1010	1010	1024
1011	1011	2056
1100	1100	Reserved
1101	1101	Reserved
1110	1110	Reserved
1111	1111	Disabled

Each voltage regulator has a dedicated I<sup>2</sup>C bit that is used to bypass the fault detection mechanism for each specific fault.

SWx ILIM BYPASS/LDOx ILIM BYPASS

- 0 = ILIM protection enabled
- 1 = ILIM fault bypassed

SWx OV BYPASS/LDOx OV BYPASS

- 0 = OV protection enabled
- 1 = OV fault bypassed

SWx\_UV\_BYPASS / LDOx\_UV\_BYPASS

- 0 = UV protection enabled
- 1 = UV fault bypassed

Table 24. Fault bypass bits

Regulator	Bit to bypass a current limit	Bit to bypass an undervoltage	Bit to bypass an overvoltage
SW1	SW1_ILIM_BYPASS	SW1_UV_BYPASS	SW1_OV_BYPASS
SW2	SW2_ILIM_BYPASS	SW2_UV_BYPASS	SW2_OV_BYPASS
SW3	SW3_ILIM_BYPASS	SW3_UV_BYPASS	SW3_OV_BYPASS
SW4	SW4_ILIM_BYPASS	SW4_UV_BYPASS	SW4_OV_BYPASS
SW5	SW5_ILIM_BYPASS	SW5_UV_BYPASS	SW5_OV_BYPASS
SW6	SW6_ILIM_BYPASS	SW6_UV_BYPASS	SW6_OV_BYPASS
SW7	SW7_ILIM_BYPASS	SW7_UV_BYPASS	SW7_OV_BYPASS
LDO1	LDO1_ILIM_BYPASS	LDO1_UV_BYPASS	LDO1_OV_BYPASS
LDO2	LDO2_ILIM_BYPASS	LDO2_UV_BYPASS	LDO2_OV_BYPASS
LDO3	LDO3_ILIM_BYPASS	LDO3_UV_BYPASS	LDO3_OV_BYPASS
LDO4	LDO4_ILIM_BYPASS	LDO4_UV_BYPASS	LDO4_OV_BYPASS

The default values of the OV\_BYPASS, UV\_BYPASS and ILIM\_BYPASS bits upon power-up can be configured by their corresponding OTP bits.

Bypassing the fault detection prevents the specific fault from starting any of the protective mechanisms:

- · Increment the counter
- Start the fault timer
- Disable the regulator if the corresponding STATE bit is 0
- OV/UV condition asserting the PGOOD pin low

When a fault is bypassed, the corresponding interrupt bit is still set and the INTB pin is asserted, provided the interrupt has not been masked.


### 14.7.1 Fault monitoring during Power-up state

An OTP bit is provided to select whether the output of the switching regulators is verified during the Power-up sequence and used as a gating condition to release the RESETBMCU or not.


- When OTP\_PG\_CHECK = 0, the output voltage of the regulators is not checked during the Power-up sequence and a power good indication is not required to de-assert the RESETBMCU. In this scenario, the OV/UV monitors are masked until RESETBMCU is released; after this event, all regulators may start checking for faults after their corresponding blanking period.
- When OTP\_PG\_CHECK = 1, the output voltage of the regulators is verified during the Power-up sequence and a power good condition is required to release the RESETBMCU.

When OTP\_PG\_CHECK = 1, OV and UV faults during the Power-up sequence are reported based on the internal PG (power good) signals of the corresponding external regulator. The PGOOD pin can be used as an external indicator of an OV/UV failure when the RESETBMCU is ready to be de-asserted and it has been configured in the PGOOD mode. See PGOOD for details on PGOOD pin operation and configuration.


Regardless of whether the PGOOD pin is configured as a power good indicator or not, the industrial and consumer PF8150 masks the detection of an OV/UV failure until RESETBMCU is ready to be released; at this point the device checks for any OV/UV condition for the regulators turned on so far. If all regulators powered up before or in the same sequence slot as RESETBMCU are in regulation, RESETBMCU is de-asserted and the Power-up sequence can continue as shown in Figure 14.



If any of the regulators are powered up before RESETBMCU is out of regulation, RESETBMCU is not deasserted and the Power-up sequence is stopped for up to 2.0 ms. If the fault is cleared and all internal PG signals are asserted within the 2.0 ms timer, RESETBMCU is de-asserted and the power-up sequence continues where it stopped as shown in <u>Figure 15</u>.



If the faulty condition is not cleared within the 2.0 ms timer, the Power-up sequence is aborted and the industrial and consumer PF8150 turns off all voltage regulators enabled so far, as shown in <u>Figure 16</u>.



Supplies enabled after RESETBMCU are checked for OV, UV and ILIM faults after each of them is enabled. If an OV, UV or ILIM condition is present, the industrial and consumer PF8150 starts a fault detection and protection mechanism as described in <u>Fault detection</u>. At this point, the MCU should be able to read the interrupt and react to a fault event as defined by the system.

When OTP\_PG\_CHECK = 1, if PGOOD is used as a GPIO, it may be released at any time in the Power-up sequence as long as the RESETBMCU is released after one or more of the SW or LDO regulators.

If a regulator fault occurs after RESETBMCU is de-asserted but before the Power-up sequence is finalized, the Power-up sequence continues to turn on the remaining regulators as configured, even if a fault detection mechanism is active on an earlier regulator.

# 14.8 Interrupt management

The MCU is notified of any interrupt through the INTB pin and various interrupt registers.

The interrupt registers are composed of three types of bits to help manage all the interrupt requests in the industrial and consumer PF8150:

- The interrupt latch XXXX\_I: this bit is set when the corresponding interrupt event occurs. It can be read at any time, and is cleared by writing a 1 to the bit.
- The mask bit XXXX M: this bit controls whether a given interrupt latch pulls the INTB pin low or not.
- When the mask bit is 1, the interrupt latch does not control the INTB pin.
- When the mask bit is 0, the INTB pin is pulled low as long as the corresponding latch bit is set.
- The sense bit XXXX\_S: if available, the sense bit provides the actual status of the signal triggering the interrupt.

The INTB pin is a reflection of an OR operation on all the interrupt status bits which control the pin.

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Interrupts are stored in two levels on the interrupts registers. At the first level, the SYS\_INT register provides information about the interrupt register that originated the interrupt event.

The corresponding SYS\_INT bits will be set as long as the INTB pin is programmed to assert with any of the interrupt bits of the respective interrupt registers.

- STATUS1 I: this bit is set when the interrupt is generated within the INT STATUS1 register
- STATUS2\_I: this bit is set when the interrupt is generated within the INT STATUS2 register
- MODE I: this bit is set when the interrupt is generated within the SW MODE INT register
- ILIM I: this bit is set when the interrupt is generated within any of the SW ILIM INT or LDO ILIM INT registers
- UV I: this bit is set when the interrupt is generated within any of the SW UV INT or LDO UV INT registers
- OV I: this bit is set when the interrupt is generated within any of the SW OV INT or LDO OV INT registers
- PWRON\_I: this bit is set when the interrupt is generated within the PWRON INT register
- EWARN\_I: is set when an early warning event occurs to indicate an imminent shutdown

The SYS\_INT bits are set when the INTB pin is asserted by any of the second-level interrupt bits that have not been masked in their corresponding mask registers. When the second-level interrupt bit is cleared, the corresponding first-level interrupt bit on the SYS\_INT register will be cleared automatically.

The INTB pin will remain asserted if any of the first-level interrupt bits is set, and it will be de-asserted only when all the unmasked second level interrupts are cleared and thus all the first-level interrupts are cleared as well.

At the second level, the remaining registers provide the exact source for the interrupt event.

<u>Table 25</u> shows a summary of the interrupt latch, mask and sense pins available on the industrial and consumer PF8150.

Table 25. Interrupt registers

Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
INT STATUS1	SDWN_I	FREQ_RDY_I	CRC_I	PWRUP_I	PWRDN_I	XINTB_I	FSOB_I	VIN_OVLO_I
INT MASK1	SDWN_M	FREQ_RDY_M	CRC_M	PWRUP_M	PWRDN_M	XINTB_M	FSOB_M	VIN_OVLO_M
INT SENSE1	_	_	_	_	_	XINTB_S	FSOB_S	VIN_OVLO_S
THERM INT	WDI_I	FSYNC_FLT_I	THERM_155_I	THERM_140_I	THERM_125_I	THERM_110_I	THERM_95_I	THERM_80_I
THERM MASK	WDI_M	FSYNC_FLT_M	THERM_155_M	THERM_140_M	THERM_125_M	THERM_110_M	THERM_95_M	THERM_80_M
THERM SENSE	WDI_S	FSYNC_FLT_S	THERM_155_S	THERM_140_S	THERM_125_S	THERM_110_S	THERM_95_S	THERM_80_S
SW MODE INT	_	SW7_MODE_I	SW6_MODE_I	SW5_MODE_I	SW4_MODE_I	SW3_MODE_I	SW2_MODE_I	SW1_MODE_I
SW MODE MASK	_	SW7_MODE_M	SW6_MODE_M	SW5_MODE_M	SW4_MODE_M	SW3_MODE_M	SW2_MODE_M	SW1_MODE_M
SW ILIM INT	_	SW7_ILIM_I	SW6_ILIM_I	SW5_ILIM_I	SW4_ILIM_I	SW3_ILIM_I	SW2_ILIM_I	SW1_ILIM_I
SW ILIM MASK	_	SW7_ILIM_M	SW6_ILIM_M	SW5_ILIM_M	SW4_ILIM_M	SW3_ILIM_M	SW2_ILIM_M	SW1_ILIM_M
SW ILIM SENSE	_	SW7_ILIM_S	SW6_ILIM_S	SW5_ILIM_S	SW4_ILIM_S	SW3_ILIM_S	SW2_ILIM_S	SW1_ILIM_S
LDO ILIM INT	_	_	_	_	LDO4_ILIM_I	LDO3_ILIM_I	LDO2_ILIM_I	LDO1_ILIM_I
LDO ILIM MASK	_	_	_	_	LDO4_ILIM_M	LDO3_ILIM_M	LDO2_ILIM_M	LDO1_ILIM_M
LDO ILIM SENSE	_	_	_	_	LDO4_ILIM_S	LDO3_ILIM_S	LDO2_ILIM_S	LDO1_ILIM_S
SW UV INT	_	SW7_UV_I	SW6_UV_I	SW5_UV_I	SW4_UV_I	SW3_UV_I	SW2_UV_I	SW1_UV_I
SW UV MASK	_	SW7_UV_M	SW6_UV_M	SW5_UV_M	SW4_UV_M	SW3_UV_M	SW2_UV_M	SW1_UV_M
SW UV SENSE	_	SW7_UV_S	SW6_UV_S	SW5_UV_S	SW4_UV_S	SW3_UV_S	SW2_UV_S	SW1_UV_S
SW OV INT	_	SW7_OV_I	SW6_OV_I	SW5_OV_I	SW4_OV_I	SW3_OV_I	SW2_OV_I	SW1_OV_I
SW OV MASK	_	SW7_OV_M	SW6_OV_M	SW5_OV_M	SW4_OV_M	SW3_OV_M	SW2_OV_M	SW1_OV_M
SW OV SENSE	_	SW7_OV_S	SW6_OV_S	SW5_OV_S	SW4_OV_S	SW3_OV_S	SW2_OV_S	SW1_OV_S
LDO UV INT	_	_	_	_	LDO4_UV_I	LDO3_UV_I	LDO2_UV_I	LDO1_UV_I
LDO UV MASK	_	_	_	_	LDO4_UV_M	LDO3_UV_M	LDO2_UV_M	LDO1_UV_M
LDO UV SENSE	_	_	_	_	LDO4_UV_S	LDO3_UV_S	LDO2_UV_S	LDO1_UV_S
LDO OV INT	_	_	_	_	LDO4_OV_I	LDO3_OV_I	LDO2_OV_I	LDO1_OV_I
LDO OV MASK	_	_	_	_	LDO4_OV_M	LDO3_OV_M	LDO2_OV_M	LDO1_OV_M
LDO OV SENSE	_	_	_	_	LDO4_OV_S	LDO3_OV_S	LDO2_OV_S	LDO1_OV_S
PWRON INT	BGMON_I	PWRON_8S_I	PWRON_4S_I	PRON_3S_I	PWRON_2S_I	PWRON_1S_I	PWRON_REL_I	PWRON_PUSH_I

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Document feedback

Table 25. Interrupt registers...continued

Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
PWRON MASK	BGMON_M	PWRON_8S_M	PWRON_4S_M	PRON_3S_M	PWRON_2S_M	PWRON_1S_M	PWRON_REL_ M	PWRON_PUSH_ M
PWRON SENSE	BGMON_S	_	_	_	_	_	_	PWRON_S
SYS INT	EWARN_I	PWRON_I	OV_I	UV_I	ILIM_I	MODE_I	STATUS2_I	STATUS1_I

# 14.9 I/O interface pins

The industrial and consumer PF8150 PMIC is fully programmable via the I<sup>2</sup>C interface. Additional communication between the MCU, the industrial and consumer PF8150, and any other companion PMIC is provided by direct logic interfacing, including INTB, RESETBMCU, and PGOOD, among other pins.




Table 26. I/O electrical specifications

Table 26. I/O electrical specifications					
Symbol	Parameter	Min	Тур	Max	Unit
PWRON_ VIL	PWRON low input voltage	_	_	0.4	V
PWRON_ V <sub>IH</sub>	PWRON high input voltage	1.4	_	5.5	V
STANDBY_ V <sub>IL</sub>	STANDBY low input voltage	_	_	0.4	V
STANDBY_ V <sub>IH</sub>	STANDBY high input voltage	1.4	_	5.5	V
RESETBMCU_ V <sub>OL</sub>	RESETBMCU low output voltage 10 mA load current	0	_	0.4	V
INTB_ V <sub>OL</sub>	INTB low output voltage 10 mA load current	0	_	0.4	V
XINTB_ V <sub>IL</sub>	XINTB low input voltage	_	_	0.3*VDDIO	V
XINTB_ V <sub>IH</sub>	XINTB high input voltage	0.7*VDDIO	_	5.5	V

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Table 26. I/O electrical specifications...continued

Symbol	Parameter	Min	Тур	Max	Unit
RXINTB_PU	XINTB internal pullup resistance	0.475	1.0	_	ΜΩ
WDI_V <sub>IL</sub>	WDI low input voltage	_	_	0.3*VDDIO	V
WDI_V <sub>IH</sub>	WDI high input voltage	0.7*VDDIO	_	5.5	V
RWDI_PD	WDI internal pulldown resistance	0.475	1.0	_	МΩ
EWARN_ V <sub>OH</sub>	EWARN high output voltage 2.0 mA load current	VDDIO - 0.5	_	VDDIO	V
PGOOD_V <sub>OL</sub>	PGOOD low output voltage 10 mA load current	0	_	0.4	V
VSELECT_ V <sub>IL</sub>	VSELECT low input voltage	_	_	0.3*VDDIO	V
VSELECT_ VIH	VSELECT high input voltage	0.7*VDDIO	_	5.5	V
RVSELECT_PD	VSELECT internal pull down resistance	0.475	1.0	_	МΩ
LDO2EN_ V <sub>IL</sub>	LDO2EN low input voltage	_	_	0.3*VDDIO	V
LDO2EN_ V <sub>IH</sub>	LDO2EN high input voltage	0.7*VDDIO	_	5.5	V
RLDO2EN_PD	LDO2EN internal pull down resistance	0.475	1.0	_	МΩ
TBBEN_ V <sub>IL</sub>	TBBEN low input voltage	_	_	0.4	V
TBBEN_ VIH	TBBEN high input voltage	1.4	_	5.5	V
RTBBEN_PD	TBBEN internal pulldown resistance	0.475	1.0	_	МΩ
XFAILB_V <sub>IL</sub>	XFAILB low input voltage	_	_	0.4	V
XFAILB_V <sub>IH</sub>	XFAILB high input voltage	1.4	_	5.5	V
XFAILB_V <sub>OH</sub>	XFAILB high output voltage Pulled up to V1P5A	V1P5A - 0.5	_	_	V
XFAILB_V <sub>OL</sub>	XFAILB low output voltage 10 mA load current	0	_	0.4	V
FSOB_V <sub>OL</sub>	FSOB low output voltage -10 mA	0	_	0.4	V
SCL_V <sub>IL</sub>	SCL low input voltage	_	_	0.3*VDDIO	V
SCL_V <sub>IH</sub>	SCL high input voltage	0.7*VDDIO	_	VDDIO	V
SDA_ V <sub>IL</sub>	SDA low input voltage	_	_	0.3*VDDIO	V
SDA_ V <sub>IH</sub>	SDA high input voltage	0.7*VDDIO	_	VDDIO	V
SDA_V <sub>OL</sub>	SDA low output voltage -20 mA load current	0	_	0.4	V

### 14.9.1 PWRON

PWRON is an input signal to the IC that acts as a power-up event signal in the industrial and consumer PF8150.

The PWRON pin has two modes of operation, as programmed by the OTP\_PWRON\_MODE bit.

When OTP\_PWRON\_MODE = 0, the PWRON pin operates in level-sensitive mode. In this mode, the device is in the corresponding off mode when the PWRON pin is pulled low. Pulling the PWRON pin high is a necessary condition to generate a power-on event.

MC32PF8150\_MC34PF8150

PWRON may be pulled up to VSNVS or VIN with an external 100 k $\Omega$  resistor if the device is intended to come up automatically with VIN application. See <u>Power up</u> for details on power-up requirements.

When OTP\_PWRON\_MODE = 1, the PWRON pin operates in edge-sensitive mode. In this mode, PWRON is used as an input from a push button connected to the PMIC.

When the switch is not pressed, the PWRON pin is pulled up to VIN externally through a 100 k $\Omega$  resistor. When the switch is pressed, the PWRON pin should be shorted to ground. The PWRON\_S bit is high whenever the PWRON pin is at logic 1 and is low whenever the PWRON pin is at logic 0.

The PWRON pin has a programmable debounce on the rising and falling edges as shown in Table 27.

Table 27. PWRON debounce configuration in edge detection mode

Bits	Value	Falling edge debounce (ms)	Rising edge debounce (ms)
PWRON_DBNC[1:0]	00	32	32
PWRON_DBNC[1:0]	01	32	32
PWRON_DBNC[1:0]	10	125	32
PWRON_DBNC[1:0]	11	750	32

The default value for the power-on debounce is set by the OTP PWRON DBNC[1:0] bits.

Pressing the PWRON switch for longer than the debounce time starts a power-on event and generates interrupts, which the processor may use to initiate PMIC state transitions.

During the system-on states, when the PWRON button is pushed (logic 0) for longer than the debounce setting, the PWRON\_PUSH\_I interrupt is generated. When the PWRON button is released (logic 1) for longer than the debounce setting, the PWRON\_REL\_I interrupt is generated.

The PWRON\_1S\_I, PWRON\_2S\_I, PWRON\_3S\_I, PWRON\_4S\_I and PWRON\_8S\_I interrupts are generated when the PWRON pin is held low for longer than 1, 2, 3, 4, and 8 seconds, respectively.

If PWRON\_RST\_EN = 1, pressing the PWRON for longer than the delay programmed by TRESET[1:0] forces a PMIC reset. A PMIC reset initiates a Power-down sequence, waiting for 30 µs to allow all supplies to discharge and then powering back up with the default OTP configuration.

If PWRON\_RST\_EN = 0, the device starts a turn-off event after the button is pressed for longer than TRESET[1:0].

Table 28. TRESET configuration

TRESET[1:0]	Time to reset
00	2 s
01	4 s
10	8 s
11	16 s

The default value of the TRESET delay is programmable through the OTP TRESET[1:0] bits.

### **14.9.2 STANDBY**

STANDBY is an input signal to the IC. When this pin is asserted, the device enters the Standby mode, and when de-asserted, the part exits Standby mode.

STANDBY can be configured as active-high or active-low using the STANDBYINV bit.

MC32PF8150\_MC34PF8150

Table 29. STANDBY pin polarity control

STANDBY (pin)	STANDBYINV (I <sup>2</sup> C bit)	STANDBY control
0	0	Not in Standby mode
0	1	In Standby mode
1	0	In Standby mode
1	1	Not in Standby mode

#### 14.9.3 RESETBMCU

RESETBMCU is an open-drain, active-low output used to bring the processor (and peripherals) in and out of reset.

The time slot RESETBMCU is de-asserted during the Power-up sequence as programmed by the OTP\_RESETBMCU\_SEQ[7:0] bits, and it is a condition to enter the system-on states.

During the system-on states, the RESETBMCU is de-asserted (pulled high), and it is asserted (pulled low) as indicated in the Power-down sequence, when a system power down or reset is initiated.

In the application, RESETBMCU can be pulled up to VDDIO or VSNVS by a 100 k $\Omega$  external resistor.

#### 14.9.4 INTB

INTB is an open-drain, active-low output. This pin is asserted (pulled low) when any interrupt occurs, provided that the interrupt is not masked.

INTB is de-asserted after the corresponding interrupt latch is cleared by software, which requires writing a 1 to the interrupt bit.

An INTB\_TEST bit is provided to allow a manual test of the INTB pin. When INTB\_TEST is set to 1, the interrupt pin asserts for 100 µs and then deasserts to its normal state.

The INTB\_TEST bit self-clears to 0 automatically after the test pulse is generated. In the application, INTB can be pulled up to VDDIO with an external 100 k $\Omega$  resistor.

### 14.9.5 XINTB

XINTB is an input pin used to receive an external interrupt and trigger an interrupt event on the industrial and consumer PF8150. It is meant to interact with the INTB pin of a companion PMIC, in order to simplify MCU interaction to identify the source of the interrupt.

A high-to-low transition on the XINTB pin sets the XINTB\_I interrupt bit and causes the INTB to be asserted, provided the interrupt is not masked.

The XINTB\_S bit follows the actual status of the XINTB pin even when the XINTB\_I has been cleared or the interrupt has been masked.

This pin is internally pulled up to VDDIO with a 1.0 M $\Omega$  resistor, therefore it can be left unconnected when the XINTB is not used.

### 14.9.6 WDI

WDI is an input pin to the industrial and consumer PF8150. It is intended to operate as an external watchdog monitor.

When the WDI pin is connected to the watchdog output of the processor, this pin is used to detect a pulse to indicate a watchdog event is requested by the processor. When the WDI pin is asserted, the device starts a watchdog event to place the PMIC outputs in a default known state.

The WDI pin is monitored during the system on states. In the Off modes and during the Power-up sequence, the WDI pin is masked until RESETBMCU is de-asserted.

The WDI can be configured to assert on the rising or the falling edge using the OTP WDI INV bit.

- When OTP\_WDI\_INV = 0, the device starts a WD event on the falling edge of the WDI.
- When OTP WDI INV = 1, the device starts a WD event on the rising edge of the WDI.

A 10  $\mu$ s debounce filter is implemented on either rising or falling edge detection to prevent false WDI signals to start a watchdog event.

The OTP WDI MODE bit allows the WDI pin to react in two different ways:

- When OTP WDI MODE = 1, a WDI asserted performs a hard WD reset.
- When OTP WDI MODE = 0, a WDI asserted performs a soft WD reset.

The WDI STBY ACTIVE bit allows the WDI pin to generate a watchdog event during the Standby state.

- When WDI\_STBY\_ACTIVE = 0, asserting the WDI will not generate a watchdog event during the Standby state.
- When WDI\_STBY\_ACTIVE = 1, asserting the WDI will start a watchdog event during the sSandby state.

The OTP\_WDI\_STBY\_ACTIVE is used to configure whether the WDI is active in the Standby state or not by default upon power up.

See Watchdog event management for details on watchdog events.

#### 14.9.7 EWARN

EWARN is an active-high output, used to notify that an imminent power failure is about to occur. It should be pulled down to GND by a 100 k $\Omega$  resistor.

When a power-down is initiated due to a fault, the EWARN pin is asserted before the device starts powering down as defined by the EWARN TIME[1:0] bits, to allow the system to prepare for the imminent shutdown.

The following faults cause the EWARN pin to be asserted:

- · Fault timer expired
- FAULT CNT = FAULT MAX CNT
- Thermal shutdown t<sub>J</sub> > TSD
- VIN\_OVLO event when VIN\_OVLO\_SDWN=1

Table 30. EWARN time configuration

OTP_EWARN_TIME[1:0]	EWARN delay time
00	100 μs
01	5.0 ms
10	20 ms
11	50 ms

When the EWARN pin is asserted, an interrupt will be generated and the EWARN\_I bit will be set to announce an imminent shutdown event to the system.

In the Off modes, EWARN remains de-asserted (pulled low).

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

In the event of a power loss (VIN removed), the EWARN pin is asserted upon crossing the  $V_{WARNTH}$  threshold to notify the processor that VIN may be lost and allow some time to prepare for the power loss.

Table 31. Early warning threshold

Symbol	Parameter	Min	Тур	Max	Unit
VWARNTH	Early warning threshold	2.9	2.95	3.0	V

#### 14.9.8 PGOOD

PGOOD is an opendrain output programmable as a power good indicator pin or GPO. In the application, PGOOD can be pulled up to VDDIO with a 100  $k\Omega$  resistor.

When OTP PG ACTIVE = 0, the PGOOD pin is used as a general purpose output.

As a GPO, during the Run state, the state of the pin is controlled by the RUN\_PG\_GPO bit in the functional I<sup>2</sup>C registers:

- When RUN PG GPO = 1, the PGOOD pin is high.
- When RUN PG GPO = 0, the PGOOD pin is low.

During the Standby state, the state of the pin is controlled by the STBY\_PG\_GPO bit in the functional I<sup>2</sup>C registers:

- When STBY PG GPO = 1, the PGOOD pin is high.
- When STBY\_PG\_GPO = 0, the PGOOD pin is low.

When used as a GPO, the PGOOD pin can be enabled high as part of the Power-up sequence as programmed by the OTP\_SEQ\_TBASE[1:0] and the OTP\_PGOOD\_SEQ[7:0] bits. If enabled as part of the Power-up sequence, both the RUN\_PG\_GPO and STBY\_PG\_GPO bits are loaded with 1, otherwise they are loaded with 0 upon power up.

When OTP\_PG\_ACTIVE = 1, the PGOOD pin is in power good (PG) mode and it acts as a PGOOD indicator for the selected output voltages in the industrial and consumer PF8150.

There is an individual PG monitor for every regulator. Each monitor provides an internal PG signal that can be selected to control the status of the PGOOD pin upon an OV or UV condition when the corresponding SWxPG\_EN / LDOxPG\_EN bits are set. The status of the PGOOD pin is a logic AND function of the internal PG signals of the selected monitors.

- When the PG\_EN = 1, the corresponding regulator becomes part of the AND function that controls the PGOOD pin.
- When the PG\_EN = 0, the corresponding regulator does not control the status of the PGOOD pin.

The PGOOD pin is pulled low when any of the selected regulator outputs falls above or below the programmed OV/UV thresholds and a corresponding OV/UV interrupt is generated. If the faulty condition is removed, the corresponding OV\_S/UV\_S bit goes low to indicate the output is back in regulation, however, the interrupt remains latched until it is cleared.

The actual condition causing the interrupt (OV, UV) can be read in the fault interrupt registers. For more details on handling interrupts, see <a href="Interrupt management">Interrupt management</a>.

When a particular regulator is disabled (via OTP, I<sup>2</sup>C, or by change in the state of the PMIC such as going to Standby mode), it no longer controls the PGOOD pin.

In the Off mode and during the Power-up sequence, the PGOOD pin is held low until RESETBMCU is ready to be released. At this point, the PG monitors are unmasked and the PGOOD pin is released high if all the internal PG monitors are in regulation. In the event that one or more outputs are not in regulation by the time RESETBMCU is ready to de-assert, the PGOOD pin is held low and the industrial and consumer PF8150 performs the corresponding fault protection mechanism as described in <u>Fault monitoring during Power-up state</u>.

MC32PF8150\_MC34PF8150

### **14.9.9 VSELECT**

VSELECT is an input pin used to select the output voltage of LDO2 when bit VSELECT EN = 1.

- When the VSELECT pin is LOW, the LDO2 output is programmed to 3.3 V.
- When the VSELECT pin is HIGH, the LDO2 output is programmed to 1.8 V.

When VSELECT EN = 0, the output of LDO2 is given by the VLDO2 RUN[3:0] bits.

When the industrial and consumer PF8150 is in the Standby mode, the output voltage of LDO2 follows the configuration selected by the VLDO2\_STBY[3:0] bits, regardless of the value of the VSELECT\_EN bit.

The default value of the VSELECT\_EN bit is programmed by the OTP\_VSELECT\_EN bit in the OTP fuses.

A read-only bit is provided to monitor the actual state of the VSELECT pin. When the VSELECT pin is low, the VSELECT S bit is 0 and when the VSELECT pin is high, the VSELECT S bit is set to 1.

### 14.9.10 LDO2EN

LDO2EN is an input pin used to enable or disable LDO2 when the bit LDO2HW EN = 1.

When LDO2HW\_EN = 1, the status of the LDO2 output can also be controlled by the LDO2\_RUN\_EN bit in the Run mode or the LDO2\_STBY\_EN bit in the Standby mode.

Table 32. LDO control in Run or Standby mode

LDO2EN pin	LDO2HW_EN bit	LDO2_RUN_EN LDO2_ STBY_EN	LDO2 output
Do not care	0	0	Disabled
Do not care	0	1	Enabled
Do not care	1	0	Disabled
Low	1	1	Disabled
High	1	1	Enabled

The default controlling mode for LDO2 is programmed by the OTP\_LDO2HW\_EN bit in the OTP fuses.

A read-only bit is provided to monitor the actual state of the LDO2EN pin. When the LDO2EN pin is LOW, the LDO2EN\_S bit is 0, and when the LDO2EN pin is HIGH, the LDO2EN\_S bit is set to 1.

### 14.9.11 FSOB fault status output

The FSOB pin is a configurable, active-low, open-drain output used as a fault notification output during a specific failure event.

The FSOB pin is externally pulled up to VIN or VDDIO with a 470 k $\Omega$  resistor and it is de-asserted high in normal operation.

The FSOB pin can be configured in fault safe state mode.

In the fault safe state mode, the FSOB is de-asserted by default, and can be asserted as programmed by the FSOB fault selection bits.

A bit is provided to enable the FSOB to be asserted when a regulator fault (OV, UV, ILIM) is present.

- If FSOB\_SOFTFAULT = 0, the FSOB pin is not asserted by any OV, UV, or ILIM fault.
- If FSOB\_SOFTFAULT = 1, an OV, UV, or ILIM fault on any of the regulators causes the FSOB pin to assert and remain asserted regardless of it being corrected or not, and also asserts the FSOB\_SFAULT\_NOK flag.

A bit is provided to enable the FSOB to be asserted when a WD reset occurs due to a WDI event.

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

- If FSOB WDI = 0, the FSOB pin is not asserted by a WDI event.
- If FSOB WDI = 1, a WDI event causes the FSOB pin to assert and the FSOB WDI NOK flag to be set.

A bit is provided to enable the FSOB to be asserted when a WD reset occurs due to an internal WD counter fault is present.

- If FSOB WDC = 0, the FSOB pin is not asserted by a WD reset started by the internal WD counter.
- If FSOB\_WDC = 1, a WD reset is started by the internal WD counter, causing the FSOB pin to be asserted and the FSOB\_WDC\_NOK flag to be set.

A bit is provided to enable the FSOB to be asserted when a hard fault shutdown has occurred.

- If FSOB HARDFAULT = 0, the FSOB pin is not asserted by a hard fault.
- If FSOB\_HARDFAULT = 1, any of the hard fault shutdown events cause the FSOB pin to be asserted and the FSOB HFAULT NOK flag to be set.

Any of the following events are considered a hard fault shutdown:

- Fault timer expired
- FAULT CNT = FAULT MAX CNT (regulator fault counter max out)
- WD EVENT CNT = WD MAX CNT (watchdog event counter max out)
- · Power-up failure
- · Thermal shutdown

The FSOB pin is released when all the FSOB fault flags are cleared or VIN falls below the UVDET threshold.

#### 14.9.12 TBBEN

The TBBEN is an input pin provided to allow the user to program the mirror registers in order to operate the device with a custom configuration, as well as to program the default values on the OTP fuses.

- When TBBEN pin is pulled low to ground, the device is operating in normal mode.
- When TBBEN pin is pulled high, TBB mode can be entered with the combination of VDDOTP pin status and by sending the proper I<sup>2</sup>C commands.

See OTP/TBB and default configurations for details on TBB and OTP operation.

When TBB is set to HIGH:

- The device uses a fixed I<sup>2</sup>C device address (0x08)
- · Disables the watchdog operation, including WDI monitoring and internal watchdog timer
- Disables the CRC and I<sup>2</sup>C secure write mechanism while no power-up event is present (TBB/OTP programming mode).

Disabling the watchdog operation may be required for in-line MCU programming where output voltages are required, but the watchdog operation should be completely disabled.

### 14.9.13 XFAILB

XFAILB is a bidirectional pin with an open-drain output used to synchronize the Power-up and Power-down sequences of two or more PMICs. It should be pulled up externally to the V1P5A supply.

The OTP XFAILB EN bit is used to enable or disable the XFAILB mode of operation.

- When OTP XFAILB EN = 0, the XFAILB mode is disabled and any events on this pin are ignored
- When OTP XFAILB EN = 1, the XFAILB mode is enabled

When the XFAILB mode is enabled, and the industrial and consumer PF8150 has a turn-off event generated by an internal fault, the XFAILB pin is asserted low 20 µs before starting the power down sequence.

MC32PF8150\_MC34PF8150

A power-down event caused by the following conditions will assert the XFAILB pin:


- · Fault timer expired
- FAULT CNT = FAULT MAX CNT (regulator fault counter max out)
- WD\_EVENT\_CNT = WD\_MAX\_CNT (watchdog event counter max out)
- · Power-up failure
- · Thermal shutdown
- · Hard WD event


The XFAILB pin is forced low during the Off mode.


During the system-on states, if the XFAILB pin is externally pulled low, it will detect an XFAIL event after a 20 µs debounce. When an XFAIL event is detected, the XFAILB pin is asserted low internally and the device starts a Power-down sequence.


If a PWRON event is present, the device starts a turn-on event and proceeds to release the XFAILB pin when it's ready to start the Power-up sequence state. If the XFAILB pin is pulled down externally during the Power-up event, the industrial and consumer PF8150 will stop the Power-up sequence until the pin is no longer pulled down externally. This will help both PMICs to synchronize the Power-up sequence, allowing it to continue only when both PMICs are ready to initiate the Power-up sequence.

A hard WD event will set the XFAILB pin 20 µs before it starts its Power-down sequence. After all regulators' outputs have been turned off, the device will release the XFAILB pin internally after a 30 µs delay, proceed to load the default OTP configuration and wait for the XFAILB pin to be released externally before it can restart the Power-up sequence.









# 14.9.13.1 SDA and SCL (I<sup>2</sup>C bus)

Communication with the industrial and consumer PF8150 is done through  $I^2C$ . The industrial and consumer PF8150 supports high-speed operation mode with up to 3.4 MHz operation. SDA and SCL are pulled up to VDDIO with 2.2 k $\Omega$  resistors. It is recommended to use 1.5 k $\Omega$  if 3.4 MHz  $I^2C$  speed is required.

The industrial and consumer PF8150 is designed to operate as a secondary device during I<sup>2</sup>C communication. The default I<sup>2</sup>C device address is set by the OTP I2C ADDI2:01.

Table 33. I<sup>2</sup>C address configuration

OTP_I2C_ADD[2:0]	Device address
000	0x08
001	0x09
010	0x0A
011	0x0B
100	0x0C
101	0x0D
110	0x0E
111	0x0F

Refer to UM10204 for detailed information on the digital I<sup>2</sup>C communication protocol implementation.

During an I<sup>2</sup>C transaction, the communication will latch after the eighth bit is sent. If the data sent is not a multiple of 8 bits, any word with less than 8 bits will be ignored. If only 7 bits are sent, no data is written and the logic will not provide an ACK bit to the MCU.

From an IC level, a wrong I<sup>2</sup>C command can create a system-level safety issue. For example, though the MCU may have intended to set a given regulator's output to 1.0 V, it may be erroneously registered as 1.1 V due to noise in the bus.

To prevent a wrong 1<sup>2</sup>C configuration, various protective mechanisms are implemented.

# 14.9.13.1.1 I<sup>2</sup>C CRC verification

When this feature is enabled, a selectable CRC verification is performed on each I<sup>2</sup>C transaction.


- When OTP I2C CRC EN = 0, the CRC verification mechanism is disabled.
- When OTP I2C CRC EN = 1, the CRC verification mechanism is enabled.

After each I<sup>2</sup>C transaction, the device calculates the corresponding CRC byte to ensure the configuration command has not been corrupted.

When a CRC fault is detected, the industrial and consumer PF8150 ignores the erroneous configuration command and triggers a CRC I interrupt, asserting the INTB pin, provided the interrupt is not masked.

The industrial and consumer PF8150 implements a CRC-8-SAE, per the SAE J1850 specification.

- Polynomial = 0x1D
- Initial value = 0xFF



# 15 Functional blocks

# 15.1 Analog core and internal voltage references

All regulators use the main bandgap as the reference for the generation of output voltage. This bandgap is also used as reference for the internal analog core and digital core supplies. The performance of the regulators is directly dependent on the performance of the bandgap.

No external DC loading is allowed on V1P5A and V1P5D. V1P5D is kept powered as long as there is a valid supply and/or valid coin cell and it may be used as a reference voltage for the VDDOTP and TBBEN pins during system power on.

A second bandgap is provided as the reference for all the monitoring circuits. This architecture allows the industrial and consumer PF8150 to provide a reliable way to detect bandgap faults.

Table 34. Internal supplies electrical characteristics

Symbol	Parameter	Min	Тур	Max	Unit
V1P5D	V1P5D output voltage	1.50	1.60	1.65	V
C1P5D	V1P5D output capacitor	_	1.0	_	μF
V1P5A	V1P5A output voltage	1.50	1.60	1.65	V
C1P5A	V1P5A output capacitor	_	1.0	_	μF

# 15.2 Coin cell charger

A coin cell or super capacitor may be connected to the LICELL pin. The industrial and consumer PF8150 features a simple constant-current charger available at the LICELL pin.

The COINCHG\_EN bit is used to enable or disable the coin cell charger during the system-on states (Run and Standby) via I<sup>2</sup>C.

- When COINCHG\_EN = 0 the coin cell charger is disabled in Run or Standby modes.
- When COINCHG\_EN = 1 the coin cell charger is enabled in Run or Standby modes. The COINCHG\_EN bit is reset to 0, when VIN crosses the UVDET threshold.

During the Run mode, the coin cell charger utilizes a 60  $\mu$ A charging current. If enabled during Standby mode, the coin cell charger utilizes only a 10  $\mu$ A charging current to be able to maintain low power consumption while still being able to maintain the backup battery voltage charged at all time.

The COINCHG\_OFF bit is used to enable or disable the coin cell charger during the QPU\_Off state via I<sup>2</sup>C. In this mode, the charger utilizes a 10 µA charging current.

- When COINCHG OFF = 0, the coin cell charger is disabled in QPU Off state.
- When COINCHG OFF = 1, the coin cell charger is enabled in QPU Off state.

If the system requires allowing charging of the coin cell during the QPU\_Off, the system should enable the COINCHG\_OFF bit during the Run mode and the charger turns on during the QPU\_Off state, if programmed to stay in this state after power down. The COINCHG\_OFF bit is reset to 0, when VIN crosses the UVDET threshold.

The VCOIN[3:0] bits set the target charging voltage for the LICELL pin as shown in <u>Table 35</u>. The OTP\_VCOIN[3:0] bits are used to set the default voltage for the coin cell battery charger.

Table 35. Coin cell charger voltage level

VCOIN[3:0]	Target LICELL voltage (V)
0000	1.8
0001	2.0
0010	2.1
0011	2.2
0100	2.3
0101	2.4
0110	2.5
0111	2.6
1000	2.7
1001	2.8
1010	2.9
1011	3.0
1100	3.1
1101	3.2
1110	3.3
1111	3.6

Table 36. Coin cell electrical characteristics

All parameters specified for  $T_A = -40$  °C to 105 °C, VIN = 5.0 V, all output voltage settings, and typical external components, unless otherwise noted. Typical values are specified for  $T_A = 25$  °C, VIN = 5.0 V, and typical external components, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
VIN	Input voltage range	2.7	_	5.5	V
VCOINACC	Voltage accuracy (2.6 V to 3.6 V)	-3.0	_	3.0	%
VCOINACC	Voltage accuracy (1.8 V to 2.5 V)	-4.0	_	4.0	%
VCOINHDR	Input voltage headroom  Minimum VIN headroom to guarantee V <sub>COIN</sub> regulation at I <sub>COINHI</sub>	300	_	_	mV
VCOINHYS	Charging hysteresis	60	100	200	mV
ICOINACC	Current accuracy	-30	_	30	%
ICOINHI	Coin cell charger current in Run mode	_	60	_	μA
ICOINLO	Coin cell charger current in Standby and QPU_Off	_	10	_	μA
IQCOINCH	Quiescent current when coin cell is charging	0	10	20	μA
VCOINRLHYS	Reverse leakage comparator hysteresis	50	100	170	mV
VCOINRLTR	Reverse leakage comparator trip voltage at rising edge $(V_{\text{IN}} - V_{\text{COIN}})$ at every VCOIN setting	100	200	300	mV
VCOINRLTF	Reverse leakage comparator trip voltage at falling edge $(V_{IN} - V_{COIN})$ at every VCOIN setting	0	100	250	mV

# 15.3 VSNVS LDO/switch

VSNVS is a 10 mA LDO/switch provided to power the RTC domain in the processor. In systems using the i.MX 8 processors, it powers the VDD SNVS IN domain of the MCU.

Three scenarios may be possible during VIN application:

- 1. Coin cell was applied for the first time before VIN power up.
- 2. Coin cell is not present upon VIN power up.
- 3. Coin cell was present during a previous power cycle.

If the coin cell is first applied without VIN present, VSNVS remains disabled until VIN > UVDET and the VSNVS gets loaded with the OTP fuse configuration.

When VIN is applied and no coin cell is present, VSNVS is initially disabled and it is only enabled to its regulation point after OTP fuses are loaded.

If the coin cell was present during a previous power cycle, the VSNVS configuration is reloaded from the OTP registers when the VIN crosses the UVDET threshold. This way, if the VSNVS was modified via the I<sup>2</sup>C configuration bit, it will always be reset to the default value after a VIN power cycle.

When VIN < V<sub>WARNTH</sub>, a best of supply circuit decides whether VSNVS is powered by VIN or LICELL.


- When VIN is rising and VIN > UVDET, VSNVS is powered by VIN. When operating from VIN, VSNVS can regulate the output to 1.8 V, 3.0 V, or 3.3 V. If the configured output voltage is higher than the input source, VSNVS operates in dropout mode to track the input voltage.
- When operating from LICELL, VSNVS regulates the output when the output voltage is selected at 1.8 V. VSNVS operates as a switch from LICELL when the output voltage setting is selected to 3.0 V or 3.3 V.

<u>Table 37</u> shows the expected operation of the VSNVS block for different voltage settings and different input voltage conditions.

Table 37. VSNVS operation description

OTP_VSNVSVOLT[1:0]	VSNVS output voltage (V)	VIN	Expected VSNVS output
00	Disabled	Do not care	VSNVS is disabled on OTP
01	1.8	< V <sub>WARNTH</sub> falling	Regulate to 1.8 V from the highest of VIN or LICELL [1]
01	1.8	> UVDET rising	Regulate to 1.8 V from VIN
10	3.0	< V <sub>WARNTH</sub> falling	Switch mode from the highest of VIN or LICELL
10	3.0	> UVDET rising	Regulate to 3.0 from VIN [1]
11	3.3	< V <sub>WARNTH</sub> falling	Switch mode from the highest of VIN or LICELL
11	3.3	> UVDET rising	Regulate to 3.3 from VIN <sup>[1]</sup>

[1] Regulator is in dropoff mode, if input is not enough to regulate to set point.



The VSNVS output keeps regulation through all states, including the System-on, Off modes, Power-down sequence, Watchdog reset, Fail-safe transition, and Fail-safe state, as long as it has a valid input (VIN or LICELL), and the output has been configured by the OTP\_VSNVSVOLT[1:0] registers.

Table 38. VSNVS output voltage configuration

OTP_VSNVSVOLT[1:0]	VSNVSVOLT[1:0]	VSNVS output voltage (V)
00	00	Off
01	01	1.8
10	10	3.0
11	11	3.3

For system debugging purposes, the VSNVS output may be changed during the System-on states by changing the VSNVSVOLT[1:0] bits in the functional I<sup>2</sup>C registers.

Table 39. VSNVS electrical characteristics

All parameters are specified at  $T_A$  = -40 °C to 105 °C, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 5.0 V, and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
VIN_SNVS	Operating voltage range from VIN	2.7	_	5.5	V
VLICELL_SNVS	Operating voltage range from LICELL	1.728	_	5.5	V
ISNVS	VSNVS load current range	0	_	10	mA
VSNVS_ACC	VSNVS output voltage accuracy in LDO mode	-5.0	_	5.0	%
VSNVS_RDSON	VSNVS LDO on resistance VSNVSVOLT[1:0] = 10 or 11	_	_	20	Ω
VSNVS_IQ	VSNVS quiescent current in LDO mode	_	5.0	_	μA
VSNVS_HDR	VSNVS LDO headroom voltage Minimum voltage above setting VSNVSVOLT[1:0] = 10 or 11 to guarantee regulation with 5 % tolerance	200	_	_	mV


Table 39. VSNVS electrical characteristics...continued

All parameters are specified at  $T_A$  = -40 °C to 105 °C, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 5.0 V, and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
VSNVS_HDR	VSNVS LDO headroom voltage Minimum voltage above setting VSNVSVOLT[1:0] = 01 to guarantee regulation with 5 % tolerance	700	_	_	mV
VSNVS_OS	VSNVS startup overshoot	_	_	200	mV
VSNVS_TRANS	VSNVS load transient	-100	_	100	mV
VSNVS_SW_R	VSNVS switch mode resistance VSNVSVOLT[1:0] = 10 or 11	_	_	20	Ω
VSNVS_LICELL_ IQ	VSNVS quiescent current in switch mode VSNVSVOLT[1:0] = 10 or 11	_	1.0	_	μА
VSNVS_ILIM	VSNVS current limit	20	_	70	mA
VSNVS_TON	VSNVS turn-on time Block enabled to VSNVS at 90 % of final value	_	_	1.35	ms

# 15.4 Type 1 buck regulators (SW1 to SW6)

The industrial and consumer PF8150 features six low-voltage regulators with input supply ranging from UVDET V to 5.5 V and output voltage range from 0.4 V to 1.8 V in 6.25 mV steps. Each voltage regulator is capable of supplying 2.5 A and features a programmable soft-start and DVS ramp for system power optimization.



The OTP\_SWxDVS\_RAMP bit sets the default step/time ratio for the power-up ramp during the Power-up/down sequence, as well as the DVS slope during the system on.

The power-down ramp and DVS rate of the type 1 buck regulators can be modified during the System-on states by changing the SWxDVS\_RAMP bit on the I<sup>2</sup>C register map.

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Table 40. DVS ramp speed configuration

SWxDVS_RAMP bit	DVS ramp speed
0	Slow DVS ramp
1	Fast DVS ramp

The DVS ramp rate is based on the internal clock configuration as shown in Table 41.

Table 41. Ramp rates

All ramp rates are typical values. Clock frequency tolerance = ±6 %.

CLK_FREQ[3:0]	Clock frequency (MHz)	Regulators frequency (MHz)	SWxDVS_RAMP = 0 DVS_Up (mV/µs)	SWxDVS_RAMP = 0 DVS_Down (mV/µs)	SWxDVS_RAMP = 1 DVS_Up (mV/µs)	SWxDVS_RAMP = 1 DVS_Down (mV/µs)
0000	20	2.5	7.813	5.208	15.625	10.417
0001	21	2.625	8.203	5.469	16.406	10.938
0010	22	2.75	8.594	5.729	17.188	11.458
0011	23	2.875	8.984	5.990	17.969	11.979
0100	24	3	9.375	6.250	18.750	12.500
1001	16	2	6.250	4.167	12.500	8.333
1010	17	2.125	6.641	4.427	13.281	8.854
1011	18	2.25	7.031	4.688	14.063	9.375
1100	19	2.375	7.422	4.948	14.844	9.896

Type 1 buck regulators use eight bits to set the output voltage.

- The VSWx\_RUN[7:0] bits set the output voltage during the Run mode.
- The VSWx\_STBY[7:0] bits set the output voltage during the Standby mode.

The default output voltage configuration for the Run and the Standby modes is loaded from the OTP\_VSWx[7:0] registers upon power up.

Table 42. Output voltage configuration

Set point	VSWx_RUN[7:0] VSWx_STBY[7:0]	VSWxFB (V)
0	0000000	0.40000
1	0000001	0.40625
2	0000010	0.41250
3	0000011	0.41875
		-
•	•	•
175	10101111	1.49375
176	10110000	1.50000
177	10110001	1.80000
178 to 255	10110010 to 11111111	Reserved

DVS operation is available for all voltage settings between 0.4 V to 1.5 V. However, the SWx regulator is not intended to perform DVS transitions to or from the 1.8 V configuration. In the event a voltage change is requested between any of the low voltage settings and 1.8 V, the switching regulator is automatically disabled

first and then re-enabled at the selected voltage level, to avoid an uncontrolled transition to the new voltage setting.

Each regulator is provided with two bits to set its mode of operation.

- The SWx\_RUN\_MODE[1:0] bits allow the user to change the mode of operation of the SWx regulators during the Run state. If the regulator was programmed as part of the Power-up sequence, the SWx\_RUN\_MODE[1:0] bits are loaded with 0b11 (autoskip) by default. Otherwise, it is loaded with 0b00 (disabled).
- The SWx\_STBY\_MODE[1:0] bits allow the user to change the mode of operation of the SWx regulators during the Standby state. If the regulator was programmed as part of the Power-up sequence, the SWx\_STBY\_MODE[1:0] bits are loaded with 0b11 (autoskip) by default. Otherwise, they are loaded with 0b00 (disabled).

Table 43. SW regulator mode configuration

SWx_MODE[1:0]	Mode of operation
00	OFF
01	PWM mode
10	PFM mode
11	Autoskip mode

The SWx\_MODE\_I interrupt asserts the INTB pin when any of the Type 1 regulators have changed the mode of operation, provided the corresponding interrupt is not masked.

To avoid potential detection of an OV/UV fault during SWx ramp up, it is recommended to power up the regulator in PWM or autoskip mode.

The type 1 buck regulators use 2 bits, SWxILIM[1:0], to program the current limit detection.

Table 44. SWx current limit selection

SWxILIM[1:0]	Typical current limit
00	2.1 A
01	2.6 A
10	3.0 A
11	4.5 A

The current limit specification is given with respect to the inductor peak current. To calculate the DC current at which the buck regulator enters into current limitation, it is necessary to calculate the inductor ripple current. An ideal approximation is enough to obtain the ripple current as follows:

$$\Delta iL = VOUT \times (1 - VOUT/VIN)/(L \times FSW)$$

... where L is the inductance value and FSW is the selected switching frequency. The DC current limit is then calculated by

DC ILIM = ILIM - 
$$(\Delta iL / 2)$$

To account for component tolerances, use the minimum inductor value per the inductor specification.

During single-phase operation, all buck regulators use three bits (SWxPHASE[2:0]) to control the phase shift of the switching frequency. Upon power up, the switching phase of all regulators is defaulted to 0 degrees and can be modified during the system-on states.

Table 45. SWx phase configuration

SWx_PHASE[2:0]	Phase shift [degrees]
000	45
001	90
010	135
011	180
100	225
101	270
110	315
111	0 (default)

Each one of the buck regulators provides two OTP bits to configure the value of the inductor used in the corresponding block. The OTP SWx LSELECT[1:0] allows a choice of inductor values as shown in Table 46.

Table 46. SWx inductor selection bits

OTP_SWx_LSELECT[1:0]	Inductor value
00	1.0 μΗ
01	0.47 μΗ
10	1.5 µH
11	Reserved

### 15.4.1 SW6 VTT operation

SW6 features a selectable VTT mode to create VTT termination for double data rate SDRAM (DDR) memories.

When SW6\_VTTEN = 1, the VTT mode is enabled. In this mode, the SW6 reference voltage is internally connected to the SW5FB output through a divider by 2.

During the VTT mode, the dynamic voltage scaling (DVS) operation on SW6 is disabled and the SW6 output is given by  $V_{SW5FB}$  / 2. In this mode, the minimum output voltage configuration for SW5 should be 800 mV to ensure the SW6 is still within the regulation range at its output.

During the Power-up sequence, the SW6 (VTT) may be turned on in the same slot or at a later slot than SW5, as required by the system. When SW6 and SW5 are enabled in the same slot, SW6 will always track the VSW5/2. When SW6 is enabled after SW5, it will ramp up gradually to a predefined voltage, and once this voltage is reached, it will start tracking VSW5/2. The user may adjust the value at which the SW6 should start tracking the voltage on the SW5 regulator by setting the OTP VSW6 register accordingly.

During normal operation, if the SW5 is disabled via the I<sup>2</sup>C command, SW6 will track the output of SW5 and both regulators will be discharged together and pulled down internally. When SW5 is enabled back via the I<sup>2</sup>C commands, the SW5 output will ramp up to the corresponding voltage while SW6 is always VSW5/2.

When only SW6 is disabled, the PMIC uses the OTP\_VTT\_PDOWN bit to program whether the SW6 regulator is disabled with the output in high impedance or discharged internally.

- When OTP VTT PDOWN = 0, the output is disabled in high impedance mode.
- When OTP VTT PDOWN = 1, the output is disabled with the internal pulldown enabled.

When SW6 is requested to re-enable, the SW6 will ramp up to the voltage set on the VSW6\_RUN or VSW6\_STBY registers. Once it reaches the final DVS value, it will change its reference to start tracking SW5 output again.

**Note:** VSW6\_RUN(STBY) must be set to VSW5\_RUN(STBY)/2, or the closest code, by the MCU to ensure proper operation.

When the VTT function is enabled, SW6 cannot be set to 1.8 V because this value is not a DVS value.

When operating in VTT mode, the minimum output voltage configuration for SW5 should be 800 mV to ensure the SW6 is still within the regulation range at its output.

## 15.4.2 Multiphase operation

Regulators SW1, SW2, SW3, and SW4 can be configured in quad-phase mode. In this mode, SW1 registers control the output voltage and other configurations. Likewise, the SW1FB pin becomes the main feedback node for the resulting voltage rail. However, all four FB pins should be connected together. In quad-phase operation, each phase can be set independently via the corresponding SWxPHASE[1:0] bits.

Regulators SW1, SW2, and SW3 can be configured in triple-phase mode. In this mode, SW1 registers control the output voltage and other configurations. Likewise, the SW1FB pin becomes the main feedback node for the resulting voltage rail. However, all three FB pins should be connected together. In triple-phase operation, each phase can be set independently via the corresponding SWxPHASE[1:0] bits.

When SW1 to SW3 are configured in triple phase, the SW4 operates in single phase.

Regulators SW1 and SW2 can be configured in dual-phase mode. In this mode, SW1 registers control the output voltage and other configurations. Likewise, the SW1FB pin becomes the main feedback node for the resulting voltage rail. However, the two FB pins should be connected together. In dual-phase operation, each phase can be set independently via the corresponding SWxPHASE[1:0] bits.

The OTP\_SW1CONFIG[1:0] bits are used to select the dual-phase configuration for SW1/SW2, as well as triple- or quad-phase configuration.

Table 47. OTP\_SW1CONFIG register description

OTP_SW1CONFIG[1:0]	Description
00	SW1 and SW2 operate in single-phase mode
01	SW1/SW2 operate in dual-phase mode
10	SW1/SW2/SW3/SW4 operate in quad-phase mode
11	SW1/SW2/SW3 operate in triple-phase mode

Regulators SW3 and SW4 can be configured in dual-phase mode. In this mode, SW4 registers control the output voltage and other configurations. Likewise, the SW4FB pin becomes the main feedback node for the resulting voltage rail. However, the two FB pins should be connected together.

In dual-phase operation, each phase can be set independently via the corresponding SWxPHASE[1:0] bits.

The OTP SW4CONFIG[1:0] bits are used to select the dual-phase operation of SW3/ SW4.

Table 48. OTP SW4CONFIG register description

OTP_SW4CONFIG[1:0]	Description
00	SW3 and SW4 operate in single-phase mode
01	SW3/SW4 operate in dual-phase mode
10	Reserved
11	Reserved

Configuring regulators SW1 through SW4 in quad-phase or triple-phase operation overrides the configuration of the OTP SW4CONFIG[1:0] bits.

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.


Regulators SW5 and SW6 can be configured in dual-phase mode. In this mode, SW5 registers control the output voltage and other configurations. Likewise, SW5FB pin becomes the main feedback node for the resulting voltage rail. However the two FB pins should be connected together.


In dual-phase operation, each phase can be independently set via the corresponding SWxPHASE[1:0] bits.


The OTP SW5CONFIG[1:0] bits are used to select single- or dual-phase configuration for SW5/SW6.

Table 49. OTP SW5CONFIG register description

OTP_SW5CONFIG[1:0]	Description
00	SW5 and SW6 operate in single-phase mode
01	SW5/SW6 operate in dual-phase mode
10	Reserved
11	Reserved







# 15.4.3 Electrical characteristics

All parameters are specified at  $T_A$  = -40 to 105 °C, VIN =  $V_{SWxIN}$  = UVDET to 5.5 V,  $V_{SWxFB}$  = 1.0 V,  $I_{SWx}$  = 500 mA, typical external component values,  $f_{SW}$  = 2.25 MHz, unless otherwise noted. Typical values are characterized at VIN =  $V_{SWxIN}$  = 5.0 V,  $V_{SWxFB}$  = 1.0 V,  $I_{SWx}$  = 500 mA, and  $T_A$  = 25 °C, unless otherwise noted.

Table 50. Type 1 buck regulator electrical characteristics

Symbol	Parameter <sup>[1][2]</sup>	Min	Тур	Max	Unit
VSWxIN [3]	Operating functional input voltage	UVDET	_	5.5	V
VSWxACC	Output voltage accuracy PWM mode $0.4 \text{ V} \leq \text{V}_{\text{SWxFB}} < 0.8 \text{ V}$ $0 \leq \text{I}_{\text{SWx}} \leq 2.5 \text{ A}$	-10	_	10	mV
VSWxACC	Output voltage accuracy PWM mode $0.8 \text{ V} \leq \text{V}_{\text{SWxFB}} \leq 1.0 \text{ V}$ $0 \leq \text{I}_{\text{SWx}} \leq 2.5 \text{ A}$	-1.5	_	1.5	%
VSWxACC	Output voltage accuracy PWM mode 1.0 V < $V_{SWXFB} \le 1.5 \text{ V}$ $0 \le I_{SWX} \le 2.5 \text{ A}$	-1.5	_	1.5	%
VSWxACC	Output voltage accuracy PWM mode $V_{SWxFB}$ = 1.8 V $0 \le I_{SWx} \le 2.5$ A	-1.5	_	1.5	%
VSWxACCPFM	Output voltage accuracy PFM mode $0.4 \text{ V} \leq \text{V}_{\text{SWxFB}} \leq 1.5 \text{ V}$ $0 \leq \text{I}_{\text{SWx}} \leq 100 \text{ mA}$	-36	_	36	mV
VSWxACCPFM	Output voltage accuracy PFM mode $V_{SWxFB}$ = 1.8 V $0 \le I_{SWx} \le 100$ mA	-57	_	57	mV
tPFMtoPWM	PFM to PWM transition time	30	_	_	μs
ISWx	Max load current in single phase [4]	2500	_	_	mA
ISWx_DP	Max load current in dual phase [4]	5000	_	_	mA
ISWx_TP	Max load current in triple phase	7500	_	_	mA
ISWx_QP	Max load current in quad phase	10000	_	_	mA
ISWxLIM	Current limiter - inductor peak current detection SWxILIM[1:0] = 00	1.55	2.1	2.6	A
ISWxLIM	Current limiter - inductor peak current detection SWxILIM[1:0] = 01	2.0	2.6	3.1	A
ISWxLIM	Current limiter - inductor peak current detection SWxILIM[1:0] = 10	2.4	3.0	3.7	A
ISWxLIM	Current limiter - inductor peak current detection <sup>[5]</sup> SWxILIM[1:0] = 11	3.6	4.5	5.45	A
ISW5LIM	Current limiter - inductor peak current detection <sup>[6]</sup> SW5ILIM[1:0] = 11	3.9	4.5	5.45	A
ISWxNLIM	Negative current limit in single phase mode	0.6	1.0	1.4	А
ISWxxLIM_DP	Current limit in dual phase operation SWxILIM = 00 (primary)	3.2	4.2	5.0	A
ISWxxLIM_DP	Current limit in dual phase operation SWxILIM = 01 (primary)	4.0	5.2	6.2	A
ISWxxLIM_DP	Current limit in dual phase operation SWxILIM = 10 (primary)	4.8	6.0	7.4	A
ISWxxLIM_DP	Current limit in dual phase operation SWxILIM = 11 (primary)	7.2	9.0	10.9	A
ISWxxLIM_TP	Current limit in triple phase operation SW1ILIM[1:0] = 00	4.8	6.3	7.5	A
ISWxxLIM_TP	Current limit in triple phase operation SW1ILIM[1:0] = 01	6.0	7.8	9.3	A
				1	

Table 50. Type 1 buck regulator electrical characteristics...continued

Symbol	Parameter <sup>[1][2]</sup>	Min	Тур	Max	Unit
ISWxxLIM_TP	Current limit in triple phase operation SW1ILIM[1:0] = 10	7.2	9.0	11.1	A
ISWxxLIM_TP	Current limit in triple phase operation SW1ILIM[1:0] = 11	10.8	13.5	16.35	А
ISWxxLIM_QP	Current limit in quad phase operation SW1ILIM = 00	7.2	8.4	10	А
ISWxxLIM_QP	Current limit in quad phase operation SW1ILIM = 01	8.0	10.4	12.4	А
ISWxxLIM_QP	Current limit in quad phase operation SW1ILIM = 10	9.6	12.0	14.8	A
ISWxxLIM_QP	Current limit in quad phase operation SW1ILIM = 11	14.4	18.0	21.8	A
VSWxOSH	Startup overshoot SWxDVS RAMP = 6.25 mV/µs VSWxIN = 5.5 V, VSWxFB= 1.0 V	-25	25	50	mV
tONSWx	Turn on time From enable to 90 % of end value SWxDVS RAMP = 0 (6.25 mV/µs) VSWxIN = 5.5 V, VSWxFB= 1.0 V	_	160	_	μs
tONSWxMAX	Maximum turn on time From enable to 90 % of end value SWxDVS RAMP = 0 (6.25 mV/µs) VSWxIN = 5.5 V, VSWxFB= 1.5 V	_	_	310	μs
tONSWx_MIN	Minimum turn on time From enable to 90 % of end value SWxDVS RAMP = 1 (12.5 mV/µs) VSWxIN = 5.5 V, VSWxFB= 0.4 V	34.2	-	_	μs
ηSWx	Efficiency (PFM mode, 1.0 V, 1.0 mA)	_	80	_	%
ηSWx	Efficiency (PFM mode, 1.0 V, 50 mA)	_	81	_	%
ηSWx	Efficiency ( PFM Mode, 1.0 V, 100 mA)	_	82	_	%
ηSWx	Efficiency (PWM mode, 1.0 V, 500 mA)	_	83	_	%
ηSWx	Efficiency (PWM mode, 1.0 V, 1000 mA)	_	82	_	%
ηSWx	Efficiency (PWM mode, 1.0 V, 2000 mA)	_	79	_	%
FSWx	PWM switching frequency range Frequency set by CLK_FREQ[3:0]	1.9	2.5	3.15	MHz
TOFFminSWx	Minimum off time	_	27	_	ns
TDBSWx	Deadband time	_	3.0	_	ns
Tslew	Slewing time (10 % to 90 %)	_	_	5.0	ns
DVSWx	Output ripple in PWM mode	_	_	1.0	%
VSWxLOTR	Transient load regulation (overshoot/undershoot) at $0.8 \text{ V} < \text{V}_{\text{SWxFB}} \le 1.2 \text{ V}$ ILoad = 200 mA to 1.0 A, di/dt = 2.0 A/µs (single phase)   ILoad = 400 mA to 2.0 A, di/dt = 4.0 A/µs (dual phase)   ILoad = 600 mA to 3.0 A, di/dt = 6.0 A/µs (triple phase)   ILoad = 800 mA to 4.0 A, di/dt = 8.0 A/µs (quad phase)   Output capacitance = 44 µF per phase	-25	_	+25	mV
VSWxLOTR	Transient load regulation (overshoot/undershoot) at $1.25 < V_{SWxFB} < 1.8 \text{ V}$ ILoad = 200 mA to 1.0 A, di/dt = 2.0 A/µs (single phase)   ILoad = 400 mA to 2.0 A, di/dt = 4.0 A/µs (dual phase)   ILoad = 600 mA to 3.0 A, di/dt = 6.0 A/µs (triple phase)   ILoad = 800 mA to 4.0 A, di/dt = 8.0 A/µs (quad phase)   Output capacitance = 44 µF per phase	-3.0	-	+3.0	%
IRCS	DCM (skip mode) reverse current sense threshold Current flowing from PGND to SWxLX	-200	_	200	mA

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Table 50. Type 1 buck regulator electrical characteristics...continued

Symbol	Parameter <sup>[1][2]</sup>	Min	Тур	Max	Unit
ISWxQ	Quiescent current PFM mode	_	14	_	μA
ISWxQ	Quiescent current Auto skip mode	_	160	250	μA
ISWxQ_DP	Quiescent current in dual phase PWM mode	_	200	320	μA
ISWxQ_QP	Quiescent current in quad phase PWM mode	_	240	480	μA
RONSWxHS	SWx high-side P-MOSFET R <sub>DS(on)</sub> [7]	_	_	135	mΩ
RONSWxLS	SWx low-side N-MOSFET R <sub>DS(on)</sub> [7]		_	80	mΩ
RSWxDIS	Discharge resistance Regulator disabled and ramp down completed	20	70	120	Ω

For VSWx configuration at 1.8 V, full parametric operation is guaranteed for 2.9 V < SWxVIN < 5.5 V. Below 2.9 V, the SWx regulators are fully functional with degraded operation due to headroom limitation.

Table 51. Recommended external components

Symbol	Parameter	Min	Тур	Max	Unit
L	Output inductor  Maximum inductor DC resistance 50 mΩ <sup>[1]</sup> Minimum saturation current at full load: 3.0 A	0.47	1.0	1.5	μН
C <sub>out</sub>	Output capacitor Use 2 x 22 µF, 6.3 V X7T ceramic capacitor to reduce output capacitance ESR.	_	44	_	μF
C <sub>in</sub>	Input capacitor 4.7 μF, 10 V X7R ceramic capacitor	_	4.7	_	μF

<sup>[1]</sup> Keep inductor DCR as low as possible to improve regulator efficiency.

# 15.5 Type 2 buck regulator (SW7)

The industrial and consumer PF8150 also features one single-phase, low-voltage buck regulator (SW7) with an input voltage range between UVDET and 5.5 V and an output voltage range from 1.0 V to 4.1 V.


For VSWx = 1.8 V, output capacitance should be kept at or below the maximum recommended value. Likewise, it is recommended to use the slow turnon/off ramp rate to ensure the output is discharged completely when it is disabled.

VSWxIN must be connected to VIN to ensure proper device operation.

The Type 1 buck regulator in single- or dual-phase configuration is capable of providing output current above the nominal max current specification as long as it does not reach the current limitation. However, if operating above the nominal maximum current, overall thermal considerations must be taken to prevent reaching PMIC thermal shutdown during high ambient temperature conditions. Current limit applicable to SW1, SW2, SW3, SW4, and SW6.

Current limit applicable to SW5 to ensure maximum power requirement for the MEMC rail in i.MX8QM systems.

MaxRDS(on) does not include bondwire resistance. Consider +50 % tolerance to account for bondwire and pin loss.



Buck regulator SW7 uses five bits to set the output voltage. The VSW7[4:0] sets the output voltage during Run and Standby modes.

The SW7 is designed to have a fixed voltage for the entire system operation. In the event a system requires this regulator to change its output voltage during the System-on states, when the SW7 is commanded to change its voltage via the I<sup>2</sup>C command, the output will be discharged first and then enabled back to the new voltage level as specified in the VSW7[4:0] bits.

The default output voltage configuration for Run and Standby modes is loaded from the OTP\_VSW7[4:0] registers upon power up.

Table 52. SW7 output voltage configuration

Set point	VSW7[4:0]	VSW7FB (V)
0	0 0000	1.00
1	0 0001	1.10
2	0 0010	1.20
3	0 0011	1.25
4	0 0100	1.30
5	0 0101	1.35
6	0 0110	1.50
7	0 0111	1.60
8	0 1000	1.80
9	0 1001	1.85
10	0 1010	2.00
11	0 1011	2.10

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers

Table 52. SW7 output voltage configuration...continued

Set point	VSW7[4:0]	VSW7FB (V)
12	0 1100	2.15
13	0 1101	2.25
14	0 1110	2.30
15	0 1111	2.40
16	1 0000	2.50
17	1 0001	2.80
18	1 0010	3.15
19	1 0011	3.20
20	1 0100	3.25
21	1 0101	3.30
22	1 0110	3.35
23	1 0111	3.40
24	1 1000	3.50
25	1 1001	3.80
26	1 1010	4.00
27	1 1011	4.10
28	1 1100	4.10
29	1 1101	4.10
30	1 1110	4.10
31	1 1111	4.10

Regulator SW7 is provided with two bits to set its mode of operation.

- The SW7\_RUN\_MODE[1:0] bits allow the user to change the mode of operation of the SW7 regulators during the Run state. If the regulator was programmed as part of the Power-up sequence, the SW7\_RUN\_MODE[1:0] bits are loaded with 0b11 (autoskip) by default. Otherwise, it is loaded with 0b00 (disabled).
- The SW7\_STBY\_MODE[1:0] bits allow the user to change the mode of operation of the SW7 regulators during the Standby state. If the regulator was programmed as part of the Power-up sequence, the SW7\_STBY\_MODE[1:0] bits are loaded with 0b11 (autoskip) by default. Otherwise, it is loaded with 0b00 (disabled).

Table 53. SW7 regulator mode configuration

SW7_MODE[1:0]	Mode of operation
00	OFF
01	PWM mode
10	PFM mode
11	Autoskip mode

The SW7\_MODE\_I interrupt asserts the INTB pin when the SW7 regulator has changed the mode of operation, provided the corresponding interrupt is not masked.

When the device toggles from Run to Standby mode, the SW7 output voltage remains the same, unless the regulator is enabled/disabled by the corresponding SW7 RUN MODE[1:0] or SW7 STBY MODE[1:0] bits.

The SW7ILIM [1:0] bits are used to program the current limit detection level of SW7.

Table 54. SW7 current limit selection

SW7ILIM[1:0]	Typical current limit
00	2.1 A
01	2.6 A
10	3.0 A
11	4.5 A

The current limit specification is given with respect to the inductor peak current. To calculate the DC current at which the buck regulator enters current limitation, it is necessary to calculate the inductor ripple current. An ideal approximation is enough to obtain the ripple current as follows:

$$\Delta iL = VOUT \times (1 - VOUT/VIN)/(L \times FSW)$$

... where L is the inductance value and FSW is the selected switching frequency. The DC current limit is then calculated by

DC ILIM = ILIM -  $(\Delta iL / 2)$ 

In order to account for component tolerances, use the minimum inductor value per the inductor specification.

Regulator SW7 uses three bits (SWxPHASE[2:0]) to control the phase shift of the switching frequency. Upon power up, the switching phase is defaulted to 0 degrees and can be modified during the System-on states.

Table 55. SW7 phase configuration

SW7_PHASE[2:0]	Phase shift [degrees]
000	45
001	90
010	135
011	180
100	225
101	270
110	315
111	0

The SW7 buck regulator provides two OTP bits to configure the value of the inductor used in the power stage. The OTP\_SW7\_LSELECT[1:0] bits allow a choice of inductor values as shown in <u>Table 56</u>.

Table 56. SW7 inductor selection bits

OTP_SW7_LSELECT[1:0]	Inductor value
00	1.0 µH
01	0.47 μH
10	1.5 µH
11	Reserved

## 15.5.1 Electrical characteristics

Table 57. Type 2 buck regulator electrical characteristics

All parameters are specified at  $T_A$  = -40 to 105 °C, VIN =  $V_{SW7IN}$  = UVDET to 5.5 V,  $V_{SW7FB}$  = 1.8 V,  $I_{SW7}$  = 500 mA, typical external component values,  $f_{SW}$  = 2.25 MHz, unless otherwise noted. Typical values are characterized at VIN =  $V_{SW7IN}$  = 5.0 V,  $V_{SW7FB}$  = 1.8 V,  $I_{SW7}$  = 500 mA, and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
VSW7IN	Operating input voltage range <sup>[1]</sup> 1.2 V < $V_{SW7FB} \le$ 1.85 V, DCR $\le$ 40 m $\Omega$	UVDET	_	5.5	V
VSW7IN	Operating input voltage range <sup>[1]</sup> 1.85 V < $V_{SW7FB} \le 2$ V, DCR $\le 40$ m $\Omega$	V <sub>SW7FB</sub> + 0.85	_	5.5	V
VSW7IN	Operating input voltage range <sup>[1]</sup> 2 V < V <sub>SW7FB</sub> < 4.1 V, DCR ≤ 40 mΩ	V <sub>SW7FB</sub> + 0.65	_	5.5	V
VSW7ACC	Output voltage accuracy PWM mode 0 ≤ I <sub>SW7</sub> ≤ 2.5 A	-2.0	_	2.0	%
VSW7ACC	Output voltage accuracy PFM mode $0 \le I_{SW7} \le \Delta I/2$	-4.0	_	4.0	%
tPFMto PWM	PFM to PWM transition time	10	_	_	μs
ISW7	Maximum output load <sup>[2]</sup>	2500	_	_	mA
ISW7LIM	Current limiter - inductor peak current detection SW7ILIM = 00	1.6	2.1	2.5	А
ISW7LIM	Current limiter - inductor peak current detection SW7ILIM = 01	2.0	2.6	3.1	А
ISW7LIM	Current limiter - inductor peak current detection SW7ILIM = 10	2.4	3.0	3.7	А
ISW7LIM	Current limiter - inductor peak current detection SW7ILIM = 11	3.6	4.5	5.45	А
ISW7NILIM	Negative current limit - inductor valley current detection	0.7	1.0	1.3	А
tSW7RAMP	Soft-start ramp time during power up and power down V <sub>SW7FB</sub> = 1.8 V	90	_	200	μs
tONSW7	Turn-on time From regulator enabled to 90 % of end value V <sub>SW7FB</sub> = 1.8 V	100	180	300	μs
VSW7OSH	Startup overshoot	-50	_	50	mV

Table 57. Type 2 buck regulator electrical characteristics...continued

All parameters are specified at  $T_A$  = -40 to 105 °C, VIN =  $V_{SW7IN}$  = UVDET to 5.5 V,  $V_{SW7FB}$  = 1.8 V,  $I_{SW7}$  = 500 mA, typical external component values,  $f_{SW}$  = 2.25 MHz, unless otherwise noted. Typical values are characterized at VIN =  $V_{SW7IN}$  = 5.0 V,  $V_{SW7FB}$  = 1.8 V,  $I_{SW7}$  = 500 mA, and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
ηSW7	Efficiency PFM mode, 3.3 V, 1.0 mA, T <sub>J</sub> = 125 °C	_	85	_	%
ηSW7	Efficiency PFM mode, 3.3 V, 50 mA, T <sub>J</sub> = 125 °C	_	88	_	%
ηSW7	Efficiency PFM mode, 3.3 V, 100 mA, T <sub>J</sub> = 125 °C	_	90	_	%
ηSW7	Efficiency PWM mode, 3.3 V, 400 mA, T <sub>J</sub> = 125 °C	_	91	_	%
ηSW7	Efficiency PWM mode, 3.3 V, 1000 mA, T <sub>J</sub> = 125 °C	_	92	_	%
ηSW7	Efficiency PWM mode, 3.3 V, 2000 mA, T <sub>J</sub> = 125 °C	_	90	_	%
FSWx	PWM switching frequency range Frequency set by CLK_FREQ[3:0]	1.9	2.5	3.15	MHz
TONmin SW7	Minimum on time	_	50	_	ns
TDBSW7	Deadband time	_	3.0	_	ns
Tslew	Slewing time 10 % to 90 % V <sub>SW7IN</sub> = 5.5 V	_	_	5.0	ns
ΔVSW7	Output ripple Output cap ESR $\sim$ 10 m $\Omega$ , 2 × 22 $\mu$ F	-1.0	_	1.0	%
VSW7LOTR	Transient load regulation (overshoot/undershoot) Transient load = 200 mA to 1.0 A step di/dt = 2.0 A/ms Cout = 20 $\mu$ F effective $V_{SW7FB}$ = 1.8 $V$	-50	_	50	mV
IRCS	DCM (skip mode) reverse current sense threshold	_	10	_	mA
ISW7Q	Quiescent current PFM mode	_	18	_	μА
ISW7Q	Quiescent current Auto skip mode	_	150	250	μΑ
RONSW7 HS	SW7 high-side P-MOSFET R <sub>DS(on)</sub> [3]	_	_	135	mΩ
RONSW7 LS	SW7 low-side N-MOSFET R <sub>DS(on)</sub> [3]	_	_	80	mΩ
RSW7DIS	SW7 discharge resistance (normal operation)	_	100	200	Ω
RSW7TBB	SW7 discharge resistance during TBB mode TBBEN = 1 and QPU_OFF state	1.0	2	_	kΩ

- [1] VSW7IN must be connected to VIN to ensure proper operation.
- The type 2 buck regulator is capable of providing output current above the nominal max current specification as long as it does not reach the current limitation. However, if operating above the nominal maximum current, overall thermal considerations must be taken to prevent reaching PMIC thermal shutdown during high ambient temperature conditions.
- [3] Max R<sub>DS(on)</sub> does not include bondwire resistance. Consider +50 % tolerance to account for bondwire and pin losses.

Table 58. Recommended external components


Symbol	Parameter	Min	Тур	Max	Unit
L	Output inductor Maximum inductor DC resistance 50 m $\Omega^{[1]}$ Minimum saturation current at full load: 3.0 A	0.47	1.0	1.5	μH
C <sub>out</sub>	Output capacitor Use 2 x 22 µF, 6.3 V X7T ceramic capacitor to reduce output capacitance ESR	_	44	_	μF
C <sub>in</sub>	Input capacitor 4.7 µF, 10 V X7R ceramic capacitor	_	4.7	_	μF

<sup>[1]</sup> Keep inductor DCR as low as possible to improve regulator efficiency.

## 15.6 Linear regulators

The industrial and consumer PF8150 has four low dropout (LDO) regulators with the following features:

- · 400 mA current capability
- Input voltage range from 2.5 V to 5.5 V
- Programmable output voltage between 1.5 V and 5.0 V
- Soft-start ramp control during power up (enable)
- Discharge mechanism during power down (disable)
- · OTP load switch mode



LDO1 and LDO2 share the same input supply. LDO12IN, while LDO3 and LDO4 each have their own dedicated input supply pin, LDO3IN and LDO4IN, respectively.

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

The four LDOs are each provided with one bit to enable or disable its output during the System-on states.

- When LDOx\_RUN\_EN = 0, the LDO is disabled during the Run mode. If the regulator is part of the Power-up sequence, this bit is set during the Power-up sequence. Otherwise it is defaulted to 0.
- When LDOx\_STBY\_EN = 0, the LDO is disabled during the Standby mode. If the regulator is part of the Power-up sequence, this bit is set during the Power-up sequence. Otherwise it is defaulted to 0.

The mode of operation of the LDOx is selected on OTP via the OTP\_LDOxLS bit.

Table 59. LDO operation description

LDOx_RUN_EN / LDOx_STBY_EN	OTP_LDOxLS	LDO operation mode (Run or Standby mode)
0	Х	Disabled with output pulldown active
1	0	Enabled in normal mode
1	1	Enabled in load switch configuration

The LDOs use four bits to set the output voltage.

- The VLDOx\_RUN[3:0] bits set the output voltage during the Run mode.
- The VLDOx\_STBY[3:0] bits set the output voltage during Standby mode.

The default output voltage configurations for the Run mode and the Standby mode are loaded from the OTP VLDOx[3:0] registers on power up.

Table 60. LDO output voltage configuration

Set point	VLDOx_RUN[3:0] VLDOx_STBY[3:0]	VLDOx output (V)
0	0000	1.5
1	0001	1.6
2	0010	1.8
3	0011	1.85
4	0100	2.15
5	0101	2.5
6	0110	2.8
7	0111	3.0
8	1000	3.1
9	1001	3.15
10	1010	3.2
11	1011	3.3
12	1100	3.35
13	1101	1.65
14	1110	1.7
15	1111	5.0

LDO2 can be controlled by hardware using the VSELECT and LDO2EN pins. When controlling the LDO2 by hardware, the output voltage can be selectable by the VSELECT pin and enabled/disabled by the LDO2EN pin.

## 15.6.1 LDO load switch operation

When the OTP\_LDOxLS bit is set to 1, the corresponding LDO operates as a load switch, allowing a pass-through from the LDOxVIN to the corresponding LDOxVOUT output through a maximum 130 m $\Omega$  resistance. In this mode of operation, the input must be kept inside the LDO operating input voltage range (2.5 V to 5.5 V).

When the LDO regulator is set in load switch mode, the LDOxEN bit is used to enable or disable the switch.

#### 15.6.2 LDO regulator electrical characteristics

Table 61. LDO regulator electrical characteristics

All parameters are specified at  $T_A$  = -40 to 105 °C,  $V_{LDOxIN}$  = 2.5 V to 5.5 V,  $V_{LDOx}$  = 1.8 V,  $I_{LDOx}$  = 100 mA, and typical external component values, unless otherwise noted. Typical values are characterized at  $V_{LDOxIN}$  = 5.5 V,  $V_{LDOx}$  = 1.8 V,  $I_{LDOx}$  = 100 mA, and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Units
VLDOxIN	LDOx operating input voltage range 1.5 V ≤ V <sub>LDOx</sub> < 2.25 V	2.5	_	5.5	V
VLDOxIN	LDOx operating input voltage range 2.25 V < V <sub>LDOx</sub> < 5.0 V	VLDOx NOM + 0.25	_	5.5	V
ILDOx	Maximum load current	400	<del>_</del>	_	mA
VLDOxTOL	Output voltage tolerance 1.5 V ≤ V <sub>LDOx</sub> ≤ 5.0 V 0 mA < I <sub>LDOx</sub> ≤ 400 mA	-3.0	_	3.0	%
VLDOxLOR	Load regulation	_	0.1	0.20	mV/mA
VLDOxLIR	Line regulation	_	_	20	mV
ILDOxLIM	Current limit I <sub>LDOx</sub> when VLDOx is forced to V <sub>LDOxNOM</sub> /2	450	850	1400	mA
ILDOxQ	Quiescent current (measured at T <sub>A</sub> = 25 °C)	_	7.0	10	μA
RDS(on)	Dropout/load switch on resistance $V_{LDOINx}$ = 3.3 V (at $T_J$ =125 °C)	_	_	150 <sup>[1]</sup>	mΩ
PSRRVLDOx	DC PSRR I <sub>LDOx</sub> = 150 mA VLDOx[3:0] = 0000 to 1111 VLDOINx = VLDOxINMIN	48	_	_	dB
TRVLDOx	Turn-on rise time (soft-start ramp) 10 % to 90 % of end value $V_{LDOx}$ = 3.3 V $I_{LDOx}$ = 0.0 mA	_	220	360	μs
tONLDOx	Turn-on time Enable to 90 % of end value $V_{LDOx}$ = 5.0 V $I_{LDOx}$ = 0.0 mA	_	_	400	μs
tOFFLDOx	Turn-off time Disable to 10 % of initial value $V_{LDOx} = 5.0 \text{ V}$ $I_{LDOx} = 0.0 \text{ mA}$	_	_	3500	μs
VLDOxOSHT	Startup overshoot VLDOINx = VLDOINxMIN $V_{LDOx} = 5.0 \text{ V}$ $I_{LDOx} = 0.0 \text{ mA}$	_	1.0	2.0	%

Table 61. LDO regulator electrical characteristics...continued

All parameters are specified at  $T_A$  = -40 to 105 °C,  $V_{LDOxIN}$  = 2.5 V to 5.5 V,  $V_{LDOx}$  = 1.8 V,  $I_{LDOx}$  = 100 mA, and typical external component values, unless otherwise noted. Typical values are characterized at  $V_{LDOxIN}$  = 5.5 V,  $V_{LDOx}$  = 1.8 V,  $I_{LDOx}$  = 100 mA, and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Units
VLDOxLOTR	Transient load response I <sub>LDOx</sub> = 10 mA to 200 mA in 2.0 μs Peak of overshoot or undershoot of LDOx with respect to final value	-6.0	_	6.0	%
TonLDOxLS	Load switch mode turn-on rise time	_	150	300	μs
RdischLDOx	Output discharge resistance when LDO is disabled LDO and Switch mode	50	100	300	Ω
ILSxLIM	Load switch mode current limit when enabled LSxILIM_EN = 1	450	850	1400	mA
RLDOxTBB	LDOx pulldown resistance during TBB mode TBBEN = 1 and in QPU_OFF state	1.0	2.0	_	kΩ

<sup>[1]</sup> Max R<sub>DS(on)</sub> does not include bondwire resistance. Consider 40 % tolerance to account for bondwire and pin losses.

## 15.7 Voltage monitoring

The industrial and consumer PF8150 provides OV and UV monitoring capability for the following voltage regulators:

- SW1 to SW7
- LDO1 to LDO4

A programmable UV threshold is selected via the OTP\_SWxUV\_TH[1:0] and OTP\_LDOxUV\_TH[1:0] bits. UV threshold selection represents a percentage of the nominal voltage programmed on each regulator.

Table 62. UV threshold configuration register

OTP_SWxUV_TH[1:0] OTP_LDOxUV_TH[1:0]	UV threshold level
00	95 %
01	93 %
10	91 %
11	89 %

A programmable OV threshold is selected via the OTP\_SWxOV\_TH[1:0] and OTP\_LDOxOV\_TH[1:0] bits. OV threshold selection represents a percentage of the nominal voltage programmed on each regulator.

Table 63. OV threshold configuration register

OTP_SWxOV_TH OTP_LDOxOV_TH	OV threshold level
00	105 %
01	107 %
10	109 %
11	111 %

MC32PF8150\_MC34PF8150

Two functional bits are provided to program the UV debounce time for all voltage regulators.

Table 64. UV debounce timer configuration

UV_DB[1:0]	UV debounce Time
00	5 μs
01	15 μs
10	25 μs
11	40 μs

The default value of the UV\_DB[1:0] upon a full register reset is 0b10.

Two functional bits are provided to program the OV debounce time for all voltage regulators.

Table 65. OV debounce timer configuration

OV_DB[1:0]	OV debounce Time
00	25 μs
01	50 μs
10	80 µs
11	125 μs

The default value of the OV\_DB[1:0] upon a full register reset is 0b00.


The VMON\_EN bits enable or disable the OV/UV monitor for each one of the external regulators (SWxVMON\_EN, LDOxVMON\_EN).

- When the VMON EN bit of a specific regulator is 1, the voltage monitor for that specific regulator is enabled.
- When the VMON\_EN bit of a specific regulator is 0, the voltage monitor for that specific regulator is disabled.

By default, the VMON EN bits are set to 1 on power up.

On enabling a regulator, the UV/OV monitor is masked until the corresponding regulator reaches the point of regulation. If a voltage monitor is disabled, the UV S and OV S indicators from that monitor are reset to 0.

Figure 30 shows the industrial and consumer PF8150 voltage monitoring architecture.



#### 15.7.1 Electrical characteristics

#### **Table 66. VMON Electrical characteristics**

All parameters are specified at  $T_A$  = -40 °C to 105 °C, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 5.0 V,  $V_{xFB}$  = 1.5 V (Type 1 buck regulator), 3.3 V (Type 2 buck regulator, LDO regulator), and  $T_A$  = 25 °C, unless otherwise noted.


Symbol	Parameter	Min	Тур	Max	Unit
IQON	Block quiescent current, when block is enabled, one block per regulator		10	13	μA
IOFF	Block leakage current when disabled	_	_	500	nA
tON_MON	Voltage monitor settling time after enabled	_	_	30	μs
VxFBUVHysteresis	Power good (UV) hysteresis Voltage difference between UV rising and falling thresholds	0.5	_	1.0	%
VUV_ToI	Undervoltage falling threshold accuracy, with respect to target feedback voltage tolerance For type 2 switching regulator and LDO regulator For type 1 switching regulator when V <sub>SWxFB</sub> > 0.75 V	-2	_	2	%
VUV_ToI	Undervoltage falling threshold accuracy, with respect to target feedback voltage For type 1 switching regulator when VSWxFB ≤ 0.75 V	-3	_	3	%
tUV_DB	Power good (UV) debounce time UV_DV = 00	2.5	5.0	7.5	μs
	Power good (UV) debounce time UV_DV = 01	10	15	20	μs
	Power good (UV) debounce time UV_DV = 10	20	30	40	μs
	Power good (UV) debounce time UV_DV = 11	25	40	55	μs
VOV_Tol	Overvoltage rising threshold accuracy With respect to target feedback voltage tolerance For type 2 switching regulator and LDO regulators For type 1 switching regulator when V <sub>SWxFB</sub> > 0.75 V	-2	_	2	%
VOV_Tol	Overvoltage rising threshold With respect to target feedback voltage tolerance For type 1 switching regulator when V <sub>SWxFB</sub> ≤ 0.75 V	-3	_	3	%
VxFBOVHysteresis	Overvoltage (OV) hysteresis Voltage difference between OV rising and falling thresholds	0.5	_	1.0	%
tOV_DB	Power good (OV) debounce time OV_DV = 00	20	30	40	μs
	Power good (OV) debounce time OV_DV = 01	35	50	65	μs
	Power good (OV) debounce time OV_DV = 10	55	80	105	μs
	Power good (OV) debounce time OV_DV = 11	90	135	160	μs

## 15.8 Clock management

Clock management provides a top-level management control scheme of internal clock and external synchronization intended to be primarily used for the switching regulators. Clock management incorporates various sub-blocks:

- Low-power 100 kHz clock
- Internal high-frequency clock with programmable frequency
- Phase-locked loop (PLL)

A digital clock management interface is in charge of supporting interaction among these blocks.



Clock management provides clocking signals for the internal state machine, the switching frequencies for the seven buck converters, as well as the multiples of those switching frequencies in order to enable phase shifting for multiple-phase operation.

#### 15.8.1 Low-frequency clock

A low-power 100 kHz clock is provided for overall logic and digital control. Internal logic and debounce timers are based on this 100 kHz clock.

#### 15.8.2 High-frequency clock

The industrial and consumer PF8150 features a high-frequency clock with a nominal frequency of 20 MHz. Clock frequency is programmable over a range of ±20 % via the CLK\_FREQ[3:0] control bits.

## 15.8.3 Manual frequency tuning

The industrial and consumer PF8150 features manual frequency tuning to set the switching frequency of the high-frequency clock. The CLK\_FREQ [3:0] bits allow manual frequency tuning of the high-frequency clock from 16 MHz to 24 MHz.

If a frequency change of two or more steps is requested by a single I<sup>2</sup>C command, the device performs a gradual frequency change, passing through all steps in between with a 5.2 µs time between each frequency step. When the frequency reaches the programmed value, the FREQ\_RDY\_I asserts the INTB pin, provided it is not masked.

When the internal clock is used as the main frequency for the power generation, an internal divide-by-eight frequency divider is used to generate the switching frequency for all the buck regulators. Adjusting the frequency of the high-frequency clock allows for manual tuning of the switching frequencies for the buck regulators from 2.0 MHz to 3.0 MHz.

Table 67. Manual frequency tuning configuration

CLK_FREQ[3:0]	High-speed clock frequency (MHz)	Switching regulators frequency (MHz)
0000	20	2.500
0001	21	2.625
0010	22	2.750
0011	23	2.875
0100	24	3.000
0101	Not used	Not used
0110	Not used	Not used
0111	Not used	Not used
1000	Not used	Not used
1001	16	2.000
1010	17	2.125
1011	18	2.250
1100	19	2.375
1101	Not used	Not used
1110	Not used	Not used
1111	Not used	Not used

The default switching frequency is set by the OTP CLK FREQ[3:0] bits.

Manual tuning cannot be applied when frequency spread spectrum or external clock synchronization is used. During external clock synchronization, however, it is recommended to program the CLK\_FREQ[3:0] bits to match the external frequency as closely as possible.

#### 15.8.4 Spread spectrum

The internal clock provides a programmable frequency spread spectrum with two ranges for narrow spread and wide spread to help manage electromagnetic capability (EMC) in the industrial and consumer PF8150 applications.

- When the FSS EN = 1, the frequency spread spectrum is enabled.
- When the FSS EN = 0, the frequency spread spectrum is disabled.

The default state of the FSS\_EN bit upon a power up can be configured via the OTP\_FSS\_EN bit.


The FSS RANGE bit is provided to select the clock frequency range.

- When FSS\_RANGE = 0, the maximum clock frequency range is ±5 %.
- When FSS RANGE = 1, the maximum clock frequency range is ±10 %.

The default value of the FSS\_RANGE bit upon a power up can be configured via the OTP\_FSS\_RANGE bit.

The frequency spread spectrum is performed at a 24 kHz modulation frequency when the internal high-frequency clock is used to generate the switching frequency for the switching regulators. When the external clock synchronization is enabled, the spread spectrum is disabled.

Figure 32 shows implementation of spread spectrum for the two settings.



If the frequency spread spectrum is enabled, the switching regulators should be set in PWM mode to ensure clock synchronization at all times.

If the external clock synchronization is enabled (SYNCIN\_EN = 1) the spread spectrum is disabled, regardless of the value of the FSS\_EN bit.

#### 15.8.5 Clock synchronization

An external clock can be fed via the SYNCIN pin to synchronize the switching regulators to this external clock.

When the OTP\_SYNCIN\_EN = 0, the external clock synchronization is disabled. In this case, the PLL is disabled and the device always uses the internal high-frequency clock to generate the main frequency for the switching regulators.

When the OTP\_SYNCIN\_EN = 1, the external clock synchronization is enabled. In this case, the internal PLL is always enabled and it uses either the internal high-frequency clock or the SYNCIN pin as its source to generate the main frequency for the switching regulators.

If the SYNCIN function is not used, the pin should be grounded. If the external clock is meant to start up after the PMIC has started, the SYNCIN pin must be maintained low until the external clock is applied.

The SYNCIN pin is prepared to detect clock signals with a 1.8 V or 3.3 V amplitude and within the frequency range set by the FSYNC\_RANGE bit.

 When the FSYNC\_RANGE = 0, the input frequency range at SYNCIN pin should be between 2000 kHz and 3000 kHz.

MC32PF8150\_MC34PF8150

 When the FSYNC\_RANGE = 1, the input frequency range at SYNCIN pin should be between 333 kHz and 500 kHz.

The OTP FSYNC RANGE bit is used to select the default frequency range accepted in the SYNCIN pin.

The external clock duty cycle at the SYNCIN pin should be between 40 % and 60 %. An input frequency in the SYNCIN pin outside the range defined by the FSYNC\_RANGE bit is detected as invalid. If the external clock is not present or invalid, the device automatically switches to the internal clock and sets the FSYNC\_FLT\_I interrupt, which in turn asserts the INTB pin, provided it is not masked.

The FSYNC\_FLT\_S bit is set to 1 as long as the input frequency is not preset or invalid. It is cleared to 0 when the SYNCIN has a valid input frequency.

The device switches back to the external switching frequency only when the FSYNC\_FLT\_I interrupt has been cleared and the SYNCIN pin sees a valid frequency.

When the external clock is selected, the switching regulators should be set in PWM mode to ensure clock synchronization at all time.

Upon an external clock failure, the MCU must verify the integrity of the external clock by implementing a three-step diagnostic strategy.

- 1. The MCU acknowledges and finds the source of the interrupt event.
- 2. After deciding the interrupt is generated by the FSYNC\_FLT\_I event, the MCU reads the FSYNC\_FLT\_S bit to verify whether the fault condition is persistent or not.
- 3. a. If the FSYNC\_FLT\_S bit is 0, the fault condition can be considered a transient condition, and the system is ready to switch over to the external clock by clearing the FSYNC\_FLT\_I flag.
  - b. If the FSYNC\_FLT\_S bit is 1, the fault is considered a persistent fault, and the MCU must take corrective action to send the system to safe operation.

The system designer is responsible for defining the tolerance time to allow the external frequency to be lost before taking a corrective action, such as stopping the system or placing the system in a safe state, in safety-related applications.

The SYNCOUT pin is used to synchronize an external device to the industrial and consumer PF8150.

The SYNCOUT pin outputs the main frequency used for the switching regulators in the range of 2.0 MHz to 3.0 MHz. The SYNCOUT\_EN bit can be used to enable or disable the SYNCOUT feature via I<sup>2</sup>C during the systemon states.

- When SYNCOUT EN = 0, the SYNCOUT feature is disabled and the pin is internally pulled to ground.
- When SYNCOUT\_EN = 1, the SYNCOUT pin toggles at the base frequency used by the switching regulators.

The SYNCOUT function can be enabled or disabled by default by using the OTP SYNCOUT EN bit.

Table 68. Clock management specifications

All parameters are specified at  $T_A$  = -40 to 105 °C, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 5.0 V and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
	Low-frequency clock				
IQ100KHz	100 kHz clock quiescent current	_	_	3.0	μA
f100KHzACC	100 kHz clock accuracy	-5.0	_	5.0	%
	High-frequency clock				
f20MHz High-frequency clock nominal frequency via CLK_FREQ[3:0] = 0000		_	20	_	MHz
f20MzACC	High-frequency clock accuracy	-6.0	_	6.0	%

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Document feedback

Table 68. Clock management specifications...continued

All parameters are specified at  $T_A$  = -40 to 105 °C, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 5.0 V and  $T_A$  = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Тур	Max	Unit
t20MHzStep	Clock step transition time  MHzStep Minimum time to transition from one frequency step to the next in manual tuning mode		5.2	_	μs
FSSRANGE	Spread spectrum range FSS_RANGE = 0  SSRANGE via CLK_FREQ[3:0]  Spread spectrum is done around center frequency of 20 MHz		±5.0	_	%
Spread spectrum range FSS_RANGE = 1  FSSRANGE via CLK_FREQ[3:0]  Spread spectrum is done around center frequency of 20 MHz		_	±10	_	%
FSS <sub>mod</sub>	Spread spectrum frequency modulation	_	24	_	kHz
	Clock synchronization				
fSYNCIN	SYNCIN input frequency range FSYNC_RANGE = 0	2000	_	3000	kHz
fSYNCIN	SYNCIN input frequency range FSYNC_RANGE = 1	333	_	500	kHz
fSYNCOUT	SYNCOUT output frequency range via CLK_FREQ[3:0]	2000	_	3000	kHz
VSYNCINLO	Input frequency low-voltage threshold	_	_	0.3*VDDIO	V
VSYNCINHI	Input frequency high-voltage threshold	0.7*VDDIO	_	_	V
RPD_SYNCIN	SYNCIN internal pulldown resistance	0.475	1.0	_	ΜΩ
VSYNCOUTLO	Output frequency low-voltage threshold	0	_	0.4	V
VSYNCOUTHI	Output frequency high-voltage threshold	VDDIO - 0.5	_	_	V

#### 15.9 Thermal monitors


The industrial and consumer PF8150 features ten temperature sensors spread around the die. These sensors are located at the following locations:

Table 69. Sensor locations

1. Center of die	6. Vicinity of SW5
2. Vicinity of SW1	7. Vicinity of SW6
3. Vicinity of SW2	8. Vicinity of SW7
4. Vicinity of SW3	9. Vicinity of LDO1-2
5. Vicinity of SW4	10. Vicinity of LDO3-4

The temperature sensor at the center of the die is used to generate the thermal interrupts and thermal shutdown.

The outputs of all temperature sensors are internally connected to the analog multiplexer (AMUX), allowing the user to read the raw voltage equivalent to the temperature on each sensor. The processor can read outputs of the other temperature sensors and take appropriate action (such as reducing loading, or turning off regulator) if the temperature exceeds specified limits at any point in the die.




<u>Figure 33</u> shows a high-level block diagram of the thermal monitoring architecture in industrial and consumer PF8150.

Table 70. Thermal monitor specifications

Symbol	Parameter <sup>[1]</sup>	Min	Тур	Max	Unit
VIN	Operating voltage range of thermal circuit	UVDET	_	5.5	V
TCOF	Thermal sensor coefficient	_	-3.67	_	mV/°C
VTSROOM	Thermal sensor voltage 25 °C	_	1.374	_	V
TSEN_RANGE	Thermal sensor temperature range	-40	_	175	°C
VTEMP_MAX	Thermal sensor output voltage range	0	_	1.8	V
T80C	80 °C temperature threshold	70	80	90	°C
T95C	95 °C temperature threshold	85	95	105	°C
T110C	110 °C temperature threshold	100	110	120	°C
T125C	125 °C temperature threshold	115	125	135	°C
T140C	140 °C temperature threshold	130	140	150	°C
T155C	155 °C temperature threshold	145	155	165	°C
TSD	Thermal shutdown threshold	155	165	175	°C
TWARN_HYS	Thermal threshold hysteresis	_	5.0	_	°C
TSD_HYS	Thermal shutdown hysteresis	_	10	_	°C
t_temp_db	Debounce timer for temperature thresholds (bidirectional)	_	10	_	μs
tSinterval	Sampling interval time When TMP_MON_AON = 1	_	3.0	_	ms
tSwindow	Sampling window When TMP_MON_AON = 1	_	450	_	μs

[1] Sensor temperature is calculated with the following formula: T [°C] = (V<sub>TSENSE</sub> – 1.462 V) / TCOF, where V<sub>TSENSE</sub> is the thermal sensor voltage measured on the corresponding AMUX channel.



As the temperature crosses the thermal thresholds, the corresponding interrupts are set to notify the system. The processor may take appropriate action to bring down the temperature (either by turning off external regulators, reducing load, or turning on a fan).

A 5 °C hysteresis is implemented on a falling temperature in order to release the corresponding THERM\_x\_S signal. When the shutdown threshold is crossed, the industrial and consumer PF8150 initiates a thermal shutdown, and it does not allow turning back on until the 15 °C thermal shutdown hysteresis is crossed as the device cools down.

The temperature monitor can be enabled or disabled via I<sup>2</sup>C with the TMP MON EN bit.

- When TMP MON EN = 0, the temperature monitor circuit is disabled.
- When TMP MON EN = 1, the temperature monitor circuit is enabled.

In the Run state, the temperature sensor can operate in always on or sampling modes.

- When the TMP\_MON\_AON = 1, the device is always on during the Run mode.
- When the TMP\_MON\_AON = 0, the device operates in sampling mode to reduce current consumption in the system. In sampling mode, the thermal monitor is turned on during 450 µs at a 3.0 ms sampling interval.

In the Standby mode, the thermal monitor operates only in Sampling mode, as long as the TMP\_MON\_EN = 1.

Table 71. Thermal monitor bit descriptions

Bit(s)	Description
THERM_80_I, THERM_80_S, THERM_80_M	Interrupt, sense and mask bits for 80 °C threshold
THERM_95_I, THERM_95_S, THERM_95_M	Interrupt, sense and mask bits for 95 °C threshold
THERM_110_I, THERM_110_S, THERM_110_M	Interrupt, sense and mask bits for 110 °C threshold
THERM_125_I, THERM_125_S, THERM_125_M	Interrupt, sense and mask bits for 125 °C threshold
THERM_140_I, THERM_140_S, THERM_140_M	Interrupt, sense and mask bits for 140 °C threshold
THERM_155_I, THERM_155_S, THERM_155_M	Interrupt, sense and mask bits for 155 °C threshold

Table 71. Thermal monitor bit descriptions...continued

Bit(s)	Description
TMP_MON_EN	Disables temperature monitoring circuits when cleared
TMP_MON_AON	When set, the temperature monitoring circuit is always ON. When cleared, the temperature monitor operates in sampling mode.

## 15.10 Analog multiplexer

A 24-channel AMUX is provided to allow access to various internal voltages within the PMIC. The selected voltage is buffered and made available on the AMUX output pin during the System-on states.

When the AMUX EN bit is 0, the AMUX block is disabled and the output remains pulled down to ground.

When the AMUX\_EN bit is 1, the AMUX block is enabled and the system may select the channel to be read by using the AMUX\_SEL[4:0] bits.

Table 72. AMUX channel selection

AMUX_EN	AMUX_SEL[4:0]	AMUX selection	Internal signal dividing ratio
0	X XXXX	AMUX disabled and pin pulled down to ground	N/A
1	0 0000	AMUX disabled in high impedance mode	N/A
1	0 0001	VIN	4
1	0 0010	VSNVS	3.5
1	0 0011	LICELL	3
1	0 0100	SW1_FB	1.25 (1.8 V setting) 1 (all other settings)
1	0 0101	SW2_FB	1.25 (1.8 V setting) 1 (All other settings)
1	0 0110	SW3_FB	1.25 (1.8 V setting) 1 (all other settings)
1	0 0111	SW4_FB	1.25 (1.8 V setting) 1 (all other settings)
1	0 1000	SW5_FB	1.25 (1.8 V setting) 1 (all other settings)
1	0 1001	SW6_FB	1.25 (1.8 V setting) 1 (all other settings)
1	0 1010	SW7_FB	10/3.5 = 2.86
1	0 1011	LDO1	10/3 = 3.33
1	0 1100	LDO2	10/3 = 3.33
1	0 1101	LDO3	10/3 = 3.33
1	0 1110	LDO4	10/3 = 3.33
1	0 1111	TEMP_IC	1

Table 72. AMUX channel selection...continued

AMUX_EN	AMUX_SEL[4:0]	AMUX selection	Internal signal dividing ratio
1	1 0000	TEMP_SW1	1
1	1 0001	TEMP_SW2	1
1	1 0010	TEMP_SW3	1
1	1 0011	TEMP_SW4	1
1	1 0100	TEMP_SW5	1
1	1 0101	TEMP_SW6	1
1	1 0110	TEMP_SW7	1
1	1 0111	TEMP_LDO1_2	1
1	1 1000	TEMP_LDO3_4	1
1	1 1001 to 1 1111	Reserved	N/A

All selectable input signals are conditioned internally to fall within an operating output range from 0.3 V to 1.65 V, however, the AMUX pin is clamped to a maximum of 2.5 V.

Table 73. AMUX specifications

Symbol	Parameter	Min	Тур	Max	Unit
VIN	Operational voltage	UVDET	_	5.5	V
IREF	Current reference range	0.95	1.0	1.05	μA
VOFFSET	AMUX output voltage offset (input to output)	-6.25	_	6.25	mV
IQAMUX	AMUX quiescent current	_	110	_	μΑ
tAMUX_ON	AMUX settling time (off to channel transition), max step size of 1.8 V; output cap 150 pF	_	_	50	μs
tAMUX_CHG	AMUX settling time (channel to channel transition), max step size of 1.8 V; output cap 150 pF	_	_	50	μs
VCLAMP	AMUX clamping voltage	1.8	2.5	3.1	V
RADIV_CH1	Channel 1 Internal divider ratio Input source = VIN	3.96	4.0	4.04	_
RADIV_CH2	Channel 2 internal divider ratio Input source = VSNVS	3.46	3.5	3.55	_
RADIV_CH3	Channel 3 internal divider ratio Input source = LICELL	2.97	3.0	3.03	_
RADIV_ CH4_9	_		1.25	1.267	_
RADIV_ CH10	Channel 10 internal divider ratio Input source = Type 2 regulator	2.84	2.86	2.90	_
RADIV_ CH10_14	Channel 11 to 14 internal divider ratio Input source = LDO regulators	3.31	3.35	3.38	_

## 15.11 Watchdog event management

A watchdog event may be started in two ways:

- The WDI pin toggles low due to a watchdog failure on the MCU.
- The internal watchdog expiration counter reaches the maximum value and the WD timer is allowed to expire.

A watchdog event initiated by the WDI pin may perform a hard WD reset or a soft WD reset as defined by the WDI MODE bit. A watchdog event initiated by the internal watchdog always performs a hard WD reset.

## 15.11.1 Internal watchdog timer

The internal WD timer counts up and expires when it reaches the value in the WD\_DURATION[3:0] register. When the WD timer starts counting, the WD\_CLEAR flag is set to 1. Clearing the WD\_CLEAR flag within the valid window is interpreted as a successful watchdog refresh and the WD timer gets reset. The MCU must write a 1 to clear the WD\_CLEAR flag.

The WD timer is reset when the device goes into any of the off modes, and does not start counting until RESETBMCU is deasserted in the next Power-up sequence.

The OTP\_WD\_DURATION[3:0] selects the initial configuration for the watchdog window duration between 1.0 ms and 32768 ms (typical values).

The watchdog window duration can change during the system-on states by modifying the WD\_DURATION[3:0] bits on the functional register map. If the WD\_DURATION[3:0] bits get changed during the system-on states, the WD timer is reset.

Table 74. Watchdog duration register


WD_DURATION[3:0]	Watchdog timer duration (ms)
0000	1
0001	2
0010	4
0011	8
0100	16
0101	32
0110	64
0111	128
1000	256
1001	512
1010	1024
1011	2048
1100	4096
1101	8192
1110	16384
1111	32768

The WD\_EXPIRE\_CNT[2:0] counter is used to ensure no cyclic watchdog condition occurs. When the WD\_CLEAR flag is cleared successfully before the WD timer expires, the WD\_EXPIRE\_CNT[2:0] is decreased by 1. Every time the WD timer is not successfully refreshed, it gets reset and starts a new count and the

WD\_EXPIRE\_CNT[2:0] is increased by 2. If WD\_EXPIRE\_CNT[2:0] = WD\_MAX\_EXPIRE[2:0], a WD event is initiated. The default maximum amount of time the watchdog can expire before starting a WD reset is set by the OTP\_WD\_MAX\_EXPIRE[2:0]. Writing a value less than or equal to 0x02 on the OTP\_WD\_MAX\_EXPIRE causes the watchdog event to be initiated as soon as the WD timer expires for the first time.

The OTP WDWINDOW bit selects whether the watchdog is single-ended or window mode.

- When OTP WDWINDOW = 0, the WD CLEAR flag can be cleared within 100 % of the watchdog timer.
- When OTP\_WDWINDOW = 1, the WD\_CLEAR flag can only be cleared within the second half of the programmed watchdog timer. Clearing the WD\_CLEAR flag within the first half of the watchdog window is interpreted as a failure to refresh the watchdog.



The watchdog function can be enabled or disabled by writing the WD\_EN bit on the  $I^2C$  register map. When  $I^2C$ \_SECURE\_EN = 1, a secure write must be performed to change the WD\_EN bit.

- When WD EN = 0, the internal watchdog timer operation is disabled.
- When WD EN = 1, the internal watchdog timer operation is enabled.

The OTP WD EN bit is used to select the default status of the watchdog counter upon power up.

The watchdog function can be programmed to be enabled or disabled during the Standby state by writing the  $WD_STBY_EN$  bit on the  $I^2C$  register map. When  $I2C_SECURE_EN = 1$ , a secure write must be performed to modify the  $WD_STBY_EN$  bit.

- When WD STBY EN = 0, the internal watchdog timer operation during Standby is disabled.
- When WD STBY EN = 1, the internal watchdog timer operation during Standby is enabled.

MC32PF8150\_MC34PF8150

The OTP\_WD\_STBY\_EN bit selects whether the watchdog is active in Standby mode by default or not.

## 15.11.2 Watchdog reset behaviors

When a watchdog event is started, a watchdog reset is performed. There are two types of watchdog reset:

- Soft WD reset
- Hard WD reset

A soft WD reset is used as a safe way for the MCU to force the PMIC to return to a known default configuration without forcing a POR on the MCU. During a soft WD reset, the RESETBMCU remains deasserted all the time.

Upon a soft WD reset, a partial OTP register reload is performed on the registers as shown in Table 75.

Table 75. Soft WD register reset

Bit name	Register	Bits	
	Configuration registers		
STANDBYINV	CTRL2	2	
RUN_PG_GPO	CTRL2	1	
STBY_PG_GPO	CRTL2	0	
RESETBMCU_SEQ[7:0]	RESETBMCU PWRUP	7:0	
PGOOD_SEQ[7:0]	PGOOD PWRUP	7:0	
WD_EN	CTRL1	3	
WD_DURATION[3:0]	WD CONFIG	3:0	
WD_STBY_EN	CTRL1	2	
WDI_STBY_ACTIVE	CTRL1	1	
SW registers			
SWx_WDBYPASS	SWx CONFIG1	1	
SWx_PG_EN	SWx CONFIG1	0	
SWxDVS_RAMP	SWx CONFIG2	5	
SWxILIM[1:0]	SWx CONFIG2	4:3	
SWxPHASE[2:0]	SWx CONFIG2	2:0	
SWx_SEQ[7:0]	SWx PWRUP	7:0	
SWx_PDGRP[1:0]	SWx MODE	5:4	
SWx_STBY_MODE [1:0]	SWx MODE	3:2	
SWx RUN_MODE [1:0]	SWx MODE	1:0	
VSWx_RUN [7:0]	SWx RUN VOLT	7:0	
VSWx_STBY [7:0]	SWx STBY VOLT	7:0	
VSW7 [4:0]	SW7 VOLT	4:0	
SW6_VTTEN	SW6_CONFIG2	6	
	LDO registers		
LDOx_WDBYPASS	LDOx CONFIG1	1	
LDOx_PG_EN	LDOx CONFIG1	0	
LDOx_PDGRP[1:0]	LDOx CONFIG2	6:5	
LDO2HW_EN	LDO2 CONFIG2	4	
VSELECT_EN	LDO2 CONFIG2	3	

Table 75. Soft WD register reset...continued

Bit name	Register	Bits
LDOxLS	LDOx CONFIG2	2
LDOx_RUN_EN	LDOx CONFIG2	1
LDOx_STBY_EN	LDOx CONFIG2	0
LDOx_SEQ [7:0]	LDOx PWRUP	7:0
VLDOx_RUN[3:0]	LDOx RUN VOLT	3:0
VLDOx_STBY[3:0]	LDOx STBY VOLT	3:0


A soft WD reset may require all or some regulators to be reset to their default OTP configuration. In the event a regulator is required to keep its current configuration during a soft WD reset, a watchdog bypass bit is provided for each regulator (SWx\_WDBYPASS / LDOx\_WDBYPASS).

- When the WDBYPASS = 0, the watchdog bypass is disabled and the output of the corresponding regulator is returned to its default OTP value during the soft WD reset.
- When the WDBYPASS = 1, the watchdog bypass is enabled and the output of the corresponding regulator is not affected by the soft WD reset, keeping its current configuration.

During a soft WD reset, only regulators that are activated in the Power-up sequence go back to their default voltage configuration if their corresponding WDBYPASS = 0.

Switching regulators returning to their default voltages configuration will gradually reach the new output voltage using their DVS configuration. LDO regulators returning to their default configuration will change to the default output voltage configuration instantaneously. Regulators with WDBYPASS = 0 and which are not activated during the Power-up sequence will turn off immediately.

After all output voltages have transitioned to their corresponding default values, the device waits for at least 30 µs before returning to the Run state. It then announces it has finalized the soft WD reset by asserting the INTB pin, provided the WDI\_I interrupt is not masked.




A hard WD reset is used to force a system POR when the MCU becomes unresponsive. In this scenario, a full OTP register reset is performed.

MC32PF8150\_MC34PF8150

During a hard WD reset, the device turns off all regulators and deasserts RESETBMCU, as indicated by the Power-down sequence. If PGOOD is programmed as a GPO and configured as part of the Power-up sequence, it will also be disabled accordingly.


After all outputs of the regulators have gone through the Power-down sequence and the power-down delay is finished, the device waits for 30 µs before reloading the default OTP configuration and gets ready to start a Power-up sequence if the XFAILB pin is not held low externally.



After a WD reset, the PMIC may enter the Standby state, depending on the status of the STANDBY pin.

Every time a WD event occurs, the WD\_EVENT\_CNT[3:0] nibble is incremented. To prevent continuous failures, if the WD\_EVENT\_CNT[3:0] = WD\_MAX\_CNT[3:0], the state machine proceeds to the fail-safe transition. The MCU is expected to clear the WD\_EVENT\_CNT[3:0] when it is able to do so in order to maintain proper operation. Upon power up, the WD\_MAX\_CNT[3:0] is loaded with the values on the OTP\_WD\_MAX\_CNT[3:0] bits.

Every time the device passes through the Off states, the WD\_EVENT\_CNT[3:0] is reset to 0x00, to ensure the counter has a fresh start after a device power down.



# 16 I<sup>2</sup>C register map

The industrial and consumer PF8150 provides a complete set of registers for control and diagnostics of the PMIC operation. The configuration of the device is done at two different levels.

At the first level, the OTP mirror registers provide the default hardware and software configuration for the PMIC upon power up. These are one time programmable and should be defined during the system development phase. They are not meant to be modified during the application. See <a href="OTP/TBB">OTP/TBB</a> and default configurations for more details on the OTP configuration feature.

At the second level, the industrial and consumer PF8150 provides a set of functional registers intended for system configuration and diagnostics during the system operation. These registers are accessible during the system-on states and can be modified at any time by the system control unit.

The DEVICE ID register (address 0x00) provides general information about the PMIC.

- DEVICE FAM[3:0]: indicates the PF8xxx family of devices 0100 (fixed)
- DEVICE\_ID[3:0]: provides the device type identifier 0000 = PF8150, PF8100 1000 = PF8250, PF8200

The EMREV register (address 0x02) provides information about the device technology and part of the specific OTP configuration programmed in the part.

- EMREV[2:0] = 001 means the device is PF8x50
- EMREV[2:0] = 000 means the device is PF8x00

The combination of EMREV[7:4] and PROG\_ID (address 0x03) provides a customizable set of program ID information to identify the specific OTP setting of the device. If the device is blank OTP (OTP code is A0):

- PROG ID[11:8]=0000 means the OTP code first character is "A"
- PROG\_ID[7:0]=0000 means the OTP code second character is "0"

# 16.1 PF8150 functional register map

## Table 76. Legend

	RESET SIGNALS	R/W types		
UVDET	VDET Reset when VIN crosses UVDET threshold		Read only	
OFF_OTP	Bits are loaded with OTP values (mirror register)	R/W	Read and Write	
OFF_TOGGLE Reset when device goes to OFF mode		RW1C	Read, Write a 1 to clear	
SC	Self-clear after write	R/SW	Read	
NO_VSNVS  Reset when BOS has no valid input  VIN < UVDET and coin cell < 1.8 V (VSNVS not present)		R/TW	Read/Write on TBB only	

## Table 77. PF8150 functional register map

	10 77. 110	100 101	ictional i	egister map							
ADDF	Register name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
00	DEVICE ID	R		DEVIC	E_FAM[3:0]		DEVICE_ID[3:0]				
01	REV ID	R		FULL_LA	YER_REV[3:0]		METAL_LAYER_REV[3:0]				
02	EMREV	R		PRO	G_ID[11-8]	_	— EMREV[2:0]				
03	PROG ID	R				PRO	ROG_ID[7:0]				
04	INT STATUS1	RW1C	SDWN_I	FREQ_RDY_I	CRC_I	PWRUP_I	PWRDN_I	XINTB_I	FSOB_I	VIN_OVLO_I	
05	INT MASK1	R/W	SDWN_M	FREQ_RDY_M	CRC_M	PWRUP_M	PWRDN_M	XINTB_M	FSOB_M	VIN_OVLO_M	
06	INT SENSE1	R	_	-	_	_	_	XINTB_S	FSOB_S	VIN_OVLO_S	
07	THERM INT	RW1C	WDI_I	FSYNC_FLT_I	THERM_155_I	THERM_140_I	THERM_125_I	THERM_110_I	THERM_95_I	THERM_80_I	
08	THERM MASK	R/W	WDI_M	FSYNC_FLT_M	THERM_155_M	THERM_140_M	THERM_125_M	THERM_110_M	THERM_95_M	THERM_80_M	
09	THERM SENSE	R	WDI_S	FSYNC_FLT_S	THERM_155_S	THERM_140_S	THERM_125_S	THERM_110_S	THERM_95_S	THERM_80_S	
0A	SW MODE INT	RW1C	_	SW7_MODE_I	SW6_MODE_I	SW5_MODE_I	SW4_MODE_I	SW3_MODE_I	SW2_MODE_I	SW1_MODE_I	
0B	SW MODE MASK	R/W	_	SW7_MODE_M	SW6_MODE_M	SW5_MODE_M	SW4_MODE_M	SW3_MODE_M	SW2_MODE_M	SW1_MODE_M	
12	SW ILIM INT	RW1C	_	SW7_ILIM_I	SW6_ILIM_I	SW5_ILIM_I	SW4_ILIM_I	SW3_ILIM_I	SW2_ILIM_I	SW1_ILIM_I	
13	SW ILIM MASK	R/W	_	SW7_ILIM_M	SW6_ILIM_M	SW5_ILIM_M	SW4_ILIM_M	SW3_ILIM_M	SW2_ILIM_M	SW1_ILIM_M	
14	SW ILIM SENSE	R	_	SW7_ILIM_S	SW6_ILIM_S	SW5_ILIM_S	SW4_ILIM_S	SW3_ILIM_S	SW2_ILIM_S	SW1_ILIM_S	
15	LDO ILIM INT	RW1C	_	_	=	_	LDO4_ILIM_I	LDO3_ILIM_I	LDO2_ILIM_I	LDO1_ILIM_I	
16	LDO ILIM MASK	R/W	_	_	_	_	LDO4_ILIM_M	LDO3_ILIM_M	LDO2_ILIM_M	LDO1_ILIM_M	
17	LDO ILIM SENSE	R	_	_	_	_	LDO4_ILIM_S	LDO3_ILIM_S	LDO2_ILIM_S	LDO1_ILIM_S	
18	SW UV INT	RW1C	_	SW7_UV_I	SW6_UV_I	SW5_UV_I	SW4_UV_I	SW3_UV_I	SW2_UV_I	SW1_UV_I	
19	SW UV MASK	R/W	_	SW7_UV_M	SW6_UV_M	SW5_UV_M	SW4_UV_M	SW3_UV_M	SW2_UV_M	SW1_UV_M	
1A	SW UV SENSE	R	_	SW7_UV_S	SW6_UV_S	SW5_UV_S	SW4_UV_S	SW3_UV_S	SW2_UV_S	SW1_UV_S	
1B	SW OV INT	RW1C	_	SW7_OV_I	SW6_OV_I	SW5_OV_I	SW4_OV_I	SW3_OV_I	SW2_OV_I	SW1_OV_I	
1C	SW OV MASK	R/W	_	SW7_OV_M	SW6_OV_M	SW5_OV_M	SW4_OV_M	SW3_OV_M	SW2_OV_M	SW1_OV_M	
1D	SW OV SENSE	R	_	SW7_OV_S	SW6_OV_S	SW5_OV_S	SW4_OV_S	SW3_OV_S	SW2_OV_S	SW1_OV_S	
1E	LDO UV INT	RW1C	_	_	_	_	LDO4_UV_I	LDO3_UV_I	LDO2_UV_I	LDO1_UV_I	
1F	LDO UV MASK	R/W	-	_	_	_	LDO4_UV_M	LDO3_UV_M	LDO2_UV_M	LDO1_UV_M	
20	LDO UV SENSE	R	_	_	_	_	LDO4_UV_S	LDO3_UV_S	LDO2_UV_S	LDO1_UV_S	
21	LDO OV INT	RW1C	_	_	_	_	LDO4_OV_I	LDO3_OV_I	LDO2_OV_I	LDO1_OV_I	
22	LDO OV MASK	R/W	_	_	_	_	LDO4_OV_M	LDO3_OV_M	LDO2_OV_M	LDO1_OV_M	
23	LDO OV SENSE	R	-	_	_	_	LDO4_OV_S	LDO3_OV_S	LDO2_OV_S	LDO1_OV_S	
24	PWRON INT	RW1C	BGMON_I	PWRON_8S_I	PWRON_4S_I	PRON_3S_I	PWRON_2S_I	PWRON_1S_I	PWRON_REL_I	PWRON_PUSH_I	
25	PWRON MASK	R/W	BGMON_M	PWRON_8S_M	PWRON_4S_M	PRON_3S_M	PWRON_2S_M	PWRON_1S_M	PWRON_REL_M	PWRON_PUSH_M	
26	PWRON SENSE	R	BGMON_S	—s	_	_	_	_	_	PWRON_S	
27	SYS INT	R	EWARN_I	PWRON_I	OV_I	UV_I	ILIM_I	MODE_I	STATUS2_I	STATUS1_I	
29	HARD FAULT FLAGS	RW1C	_	_	_	_	PU_FAIL	WD_FAIL	REG_FAIL	TSD_FAIL	
2A	FSOB FLAGS	R/W	_	_	_	_	FSOB_SFAULT_ NOK	FSOB_WDI_ NOK	FSOB_WDC_ NOK	FSOB_HFAULT_ NOK	
2B	FSOB SELECT	R/W	_	-	-	-	FSOB_SOFTFAULT	FSOB_WDI	FSOB_WDC	FSOB_HARDFAULT	
30	TEST FLAGS	R/TW	_	_	_	LDO2EN_S	VSELECT_S	_	TRIM_NOK	OTP_NOK	
35	VMONEN1	R/SW	-	SW7VMON_EN	SW6VMON_EN	SW5VMON_EN	SW4VMON_EN	SW3VMON_EN	SW2VMON_EN	SW1VMON_EN	

Table 77. PF8150 functional register map...continued

	le 77. PF81			3.000						
ADDR	Register name	R/W	BIT7	ВІТ6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
6	VMONEN2	R/SW	_	_	_	_	LDO4VMON_EN	LDO3VMON_EN	LDO2VMON_EN	LDO1VMON_EN
7	CTRL1	R/SW	VIN_OVLO_EN	VIN_OVLO_SDWN	WDI_MODE	TMP_MON_EN	WD_EN	WD_STBY_EN	WDI_STBY_ACTIVE	_
8	CTRL2	R/W	VIN OVL	.O_DBNC[1:0]	_	TMP_MON_AON	LPM_OFF	STANDBYINV	RUN_PG_GPO	STBY_PG_GPC
9	CTRL3	R/W	OV_DB[1:0]		UV_DB[1:0]		_	_	PMIC_OFF	INTB_TEST
4	PWRUP CTRL	R/W		PWRDWN_MODE		DGRP[1:0]	RESETBMCL	J_PDGRP[1:0]		ASE[1:0]
				_					_	
сТ	RESETBMCU	R/W				RESETBI	MCU_SEQ[7:0]			
	PWRUP									
D	PGOOD PWRUP	R/W		PGOOD_SEQ[7:0]						
Ε	PWRDN DLY1	R/W	GRP4_DLY[1:0]		GRP3_DLY[1:0]		GRP2_DLY[1:0]		GRP1_DLY[1:0]	
F	PWRDN DLY2	R/W	-	_	_	_	_	_	RESETBMCU_DLY[1:	0]
)	FREQ CTRL	R/W	SYNCOUT_EN	FSYNC_RANGE	FSS_EN	FSS_RANGE		CLK_F	REQ[3:0]	
1	COINCELL CTRL	R/W	_	_	COINCHG_EN	COINCHG_OFF		VCO	IN[3:0]	
2	PWRON	R/W	_	_	_	PWRON_I	DBNC [1:0]	PWRON_RST_EN	TRES	ET[1:0]
3	WD CONFIG	R/W	_	_	_	_		WD_DUR	ATION[3:0]	
1	WD CLEAR	R/W1C	_	_	_	_	_	-	Ī_	WD_CLEAR
5	WD EXPIRE	R/W			WD_MAX_EXPIRE[2:0]		_		WD_EXPIRE_CNT[2:0]	
;	WD COUNTER	R/W			AX_CNT [3:0]			WD EVEN	IT_CNT [3:0]	
,	FAULT COUNTER	R/W			MAX_CNT[3:0]				CNT [3:0]	
	555111210	1.2.		TAGET_F	[0.0]			17.021_		
	FAULT TIMERS	R/W	I	I	<u> </u>	I_		TIMED	FAULT[3:0]	
9 A	AMUX	R/W	_	-	AMUX EN	-		AMUX_SEL [4:0]	7.0E1[0.0]	
1	AWIUA	1.7.44			7.IVIOX_LIV			AIVIUA_SEL [4.0]		
		T===	0.444 4.114				2111 211 27175		0.000 0.000	0111 BO EU
D	SW1 CONFIG1	R/W	SW1_UV_ BYPASS	SW1_OV_BYPASS	SW1_ILIM_BYPASS	SW1_UV_STATE	SW1_OV_STATE	SW1_ILIM_STATE	SW1_WDBYPASS	SW1_PG_EN
	SW1 CONFIG2	R/W	SW1_FLT_REN	_	SW1DVS_RAMP	SW1IL	IM[1:0]		SW1PHASE[2:0]	
:	SW1 PWRUP	R/W			_		_SEQ[7:0]			
	SW1 MODE	R/W	_ SW1_PDGRP[1:0] SW1_STBY_MODE[1:0] SW1_RUN_M						MODE(1:0)	
1	SW1 RUN VOLT	R/W			OWI_I BOIN [I.0]	Vewi	I_RUN[7:0]		OWI_NON_	
2	SW1 STBY VOLT	R/W					_STBY[7:0]			
-	SWI SIBI VOEI	1000				VOWI	_0161[7:0]			
5										
, ,		D/M	SW2 HV	SW2 OV BYDASS	SW2 ILIM BADVES	SIM2 LIV STATE	SW2 OV STATE	SW2 ILIM STATE	SW2 WDRVDASS	SW2 DG EN
	SW2 CONFIG1	R/W	SW2_UV_ BYPASS	SW2_OV_BYPASS	SW2_ILIM_BYPASS	SW2_UV_STATE	SW2_OV_STATE	SW2_ILIM_STATE	SW2_WDBYPASS	SW2_PG_EN
	SW2 CONFIG1 SW2 CONFIG2	R/W	BYPASS	SW2_OV_BYPASS				SW2_ILIM_STATE		SW2_PG_EN
6	SW2 CONFIG2			SW2_OV_BYPASS	SW2_ILIM_BYPASS SW2DVS_RAMP	SW2IL	IM[1:0]	SW2_ILIM_STATE	SW2_WDBYPASS SW2PHASE[2:0]	SW2_PG_EN
5	SW2 CONFIG2 SW2 PWRUP	R/W R/W	BYPASS	SW2_OV_BYPASS	SW2DVS_RAMP	SW2IL	IM[1:0] _SEQ[7:0]		SW2PHASE[2:0]	
6 7 8	SW2 CONFIG2 SW2 PWRUP SW2 MODE1	R/W R/W	BYPASS	SW2_OV_BYPASS		SW2IL SW2 GRP[1:0]	JM[1:0] _SEQ[7:0] _SW2_STBY	SW2_ILIM_STATE  _MODE[1:0]	SW2PHASE[2:0]	SW2_PG_EN
6 7 3	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT	R/W R/W R/W	BYPASS	SW2_OV_BYPASS	SW2DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2	IM[1:0] _SEQ[7:0] _SW2_STBY 2_RUN[7:0]		SW2PHASE[2:0]	
6 7 3	SW2 CONFIG2 SW2 PWRUP SW2 MODE1	R/W R/W	BYPASS	SW2_OV_BYPASS	SW2DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2	JM[1:0] _SEQ[7:0] _SW2_STBY		SW2PHASE[2:0]	
6 7 3 9	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT	R/W R/W R/W R/W	BYPASS SW2_FLT_REN -	_	SW2DVS_RAMP SW2_PD	SW2IL SW2 GRP[1:0] VSW2 VSW2	IM[1:0] _SEQ[7:0] SW2_STBY 2_RUN[7:0] _STBY[7:0]	_MODE[1:0]	SW2PHASE[2:0] SW2_RUN	_MODE[1:0]
6 7 3 9	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT	R/W R/W R/W	BYPASS	SW2_OV_BYPASS  - SW3_OV_BYPASS	SW2DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2	IM[1:0] _SEQ[7:0] _SW2_STBY 2_RUN[7:0]		SW2PHASE[2:0]	
6 7 8 9 A	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT	R/W R/W R/W R/W	BYPASS SW2_FLT_REN	_	SW2DVS_RAMP SW2_PD	SW2IL SW2 GRP[1:0] VSW2 VSW2	M[1:0] _SEQ[7:0] _SW2_STBY 2_RUN[7:0] _STBY[7:0]  SW3_OV_STATE	_MODE[1:0]	SW2PHASE[2:0] SW2_RUN	_MODE[1:0]
3 3 3 A	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1	R/W R/W R/W R/W	BYPASS SW2_FLT_REN	_	SW2_PD SW2_PD SW3_ILIM_BYPASS	SW2IL SW2 GRP[1:0] VSW2 VSW2 SW3_UV_STATE SW3_UV_STATE	M[1:0] _SEQ[7:0] _SW2_STBY 2_RUN[7:0] _STBY[7:0]  SW3_OV_STATE  IM[1:0]	_MODE[1:0]	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS	_MODE[1:0]
33 77 33 33 34 34 34 34 34 34 34 34 34 34 34	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2	R/W R/W R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN	_	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2 SW3_UV_STATE SW3IL SW3.	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]	_MODE[1:0]
33 33 33 33 33 33 33 33 33 33 33 33 33	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP	R/W R/W R/W R/W R/W R/W R/W R/W	BYPASS SW2_FLT_REN	_	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP	\$W2IL \$W2  GRP[1:0]  V\$W2  V\$W2  \$W3_UV_STATE  \$W3IL  \$W3  GRP[1:0]	M[1:0]	_MODE[1:0]	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]	_MODE[1:0]
66 77 88 89 99 PA	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT	R/W	BYPASS SW2_FLT_REN	_	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2  SW3_UV_STATE SW3IL SW3 GRP[1:0] VSW3	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]	_MODE[1:0]
66 77 88 89 99 PA	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1	R/W	BYPASS SW2_FLT_REN	_	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2  SW3_UV_STATE SW3IL SW3 GRP[1:0] VSW3	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]	_MODE[1:0]
5 7 7 3 3 3 9 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT	R/W	BYPASS SW2_FLT_REN  SW3_UV_ BYPASS SW3_FLT_REN	SW3_OV_BYPASS	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP  SW3_PD	\$W2IL \$W2  GRP[1:0]  V\$W2  V\$W2  \$W3_UV_STATE  \$W3IL  \$W3  GRP[1:0]  V\$W3  V\$W3	M[1:0]     SW2_STBY   P.RUN[7:0]     SW3_OV_STATE     M[1:0]     SEQ[7:0]     SW3_STBY     SW3_STBY     SW3_STBY     SW3_STBY     SW4_STBY     SW4_STBY     SW5_STBY     SW5	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]
) ) ) ) ) ) )	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT	R/W	BYPASS SW2_FLT_REN	_	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2  SW3_UV_STATE SW3IL SW3 GRP[1:0] VSW3	M[1:0]	_MODE[1:0] SW3_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]	_MODE[1:0]
55 77 73 83 90 90 91 91 91 91 91 91 91 91 91 91 91 91 91	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT	R/W	BYPASS SW2_FLT_REN	SW3_OV_BYPASS	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP  SW3_PD	\$W2IL \$W2  GRP[1:0]  V\$W2  V\$W2  \$W3_UV_STATE  \$W3IL  \$W3  GRP[1:0]  V\$W3  V\$W3	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]
) ) ) ) ) !	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW3 STBY VOLT SW4 CONFIG1	R/W	BYPASS  SW2_FLT_REN	SW3_OV_BYPASS	SW2_PD SW2_PD SW3_ILIM_BYPASS SW3_DVS_RAMP SW3_PD	SW2IL SW2 GRP[1:0] VSW2 VSW2  SW3_UV_STATE  SW3IL SW3 SW3 SW4_UV_STATE  SW4IL	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3_PHASE[2:0]  SW3_RUN  SW4_WDBYPASS	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]
	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG1 SW4 CONFIG2 SW4 CONFIG2	R/W   R/W	BYPASS  SW2_FLT_REN	SW3_OV_BYPASS	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS SW3DVS_RAMP  SW3_PD  SW4_ILIM_BYPASS SW4DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2  SW3_UV_STATE  SW3IL SW3 SW3 SW4_UV_STATE  SW4IL	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN  SW4_WDBYPASS  SW4PHASE[2:0]	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]  SW4_PG_EN
D	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2	R/W   R/W	BYPASS  SW2_FLT_REN	SW3_OV_BYPASS	SW2_PD SW2_PD SW3_ILIM_BYPASS SW3_DVS_RAMP SW3_PD	SW2IL SW2 GRP[1:0] VSW2 VSW2 VSW2 SW3_UV_STATE SW3IL SW3 SW3 SW4_UV_STATE SW4IL SW4	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN  SW4_WDBYPASS  SW4PHASE[2:0]	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]
55 DD D	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 MODE1 SW4 RUN VOLT	R/W   R/W	BYPASS  SW2_FLT_REN	SW3_OV_BYPASS	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS SW3DVS_RAMP  SW3_PD  SW4_ILIM_BYPASS SW4DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2 VSW2 SW3_UV_STATE SW3IL SW3 SW3_UV_STATE SW4IL SW4 VSW4	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN  SW4_WDBYPASS  SW4PHASE[2:0]	_MODE[1:0]  SW3_PG_EN  MODE[1:0]  SW4_PG_EN
55 DD D	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2	R/W   R/W	BYPASS  SW2_FLT_REN	SW3_OV_BYPASS	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS SW3DVS_RAMP  SW3_PD  SW4_ILIM_BYPASS SW4DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2 VSW2 SW3_UV_STATE SW3IL SW3 SW3_UV_STATE SW4IL SW4 VSW4	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN  SW4_WDBYPASS  SW4PHASE[2:0]	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]  SW4_PG_EN
66 77 88 89 99 90 90 90 90 90 90 90 90 90 90 90 90	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW2 STBY VOLT SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG2 SW4 PWRUP SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT SW4 STBY VOLT SW4 STBY VOLT	R/W	BYPASS SW2_FLT_REN  SW3_UV_ BYPASS SW3_FLT_REN  SW4_UV_ BYPASS SW4_FLT_REN	SW3_OV_BYPASS  - SW4_OV_BYPASS -	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP  SW4_ILIM_BYPASS  SW4DVS_RAMP  SW4_PDGRP[1:0]	SW2IL SW2  SW2  GRP[1:0]  VSW2  VSW2  VSW2  SW3_UV_STATE  SW3IL SW3  SW4_UV_STATE  SW4IL SW4  VSW4  VSW4	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW4_WDBYPASS  SW4_WDBYPASS  SW4_RUN	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]  SW4_PG_EN
66 77 88 89 99 90 90 90 90 90 90 90 90 90 90 90 90	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW3 STBY VOLT SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 MODE1 SW4 RUN VOLT	R/W   R/W	BYPASS  SW2_FLT_REN	SW3_OV_BYPASS	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS SW3DVS_RAMP  SW3_PD  SW4_ILIM_BYPASS SW4DVS_RAMP	SW2IL SW2 GRP[1:0] VSW2 VSW2 VSW2 SW3_UV_STATE SW3IL SW3 SW3_UV_STATE SW4IL SW4 VSW4	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN  SW4_WDBYPASS  SW4PHASE[2:0]	_MODE[1:0]  SW3_PG_EN  MODE[1:0]  SW4_PG_EN
5 5 5 5 6 6 7 7 7 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG1 SW4 CONFIG1 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT SW4 STBY VOLT SW4 STBY VOLT	R/W	BYPASS SW2_FLT_REN  SW3_UV_ BYPASS SW3_FLT_REN  SW4_UV_ BYPASS SW4_FLT_REN  SW4_FLT_REN  SW5_UV_ BYPASS	SW3_OV_BYPASS  - SW4_OV_BYPASS -	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP  SW4_ILIM_BYPASS  SW4DVS_RAMP  SW4_PDGRP[1:0]	SW2IL SW2 SW2 SW3_UV_STATE  SW3IL SW3 GRP[1:0] VSW3 VSW3 VSW4 VSW4 VSW4 VSW4 SW5_UV_STATE	M(1:0)	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW3_RUN  SW4_WDBYPASS  SW4PHASE[2:0]  SW4_RUN  SW4_RUN	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]  SW4_PG_EN
66 7 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG1 SW4 CONFIG1 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT SW4 STBY VOLT SW5 CONFIG2	R/W	BYPASS SW2_FLT_REN  SW3_UV_ BYPASS SW3_FLT_REN  SW4_UV_ BYPASS SW4_FLT_REN  SW4_FLT_REN  SW5_UV_ BYPASS SW5_FLT_REN	SW3_OV_BYPASS  - SW4_OV_BYPASS -	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP  SW4_ILIM_BYPASS  SW4DVS_RAMP  SW4_PDGRP[1:0]	SW2IL SW2 SW2 SW3_UV_STATE  SW3IL SW3 GRP[1:0] VSW3 VSW3 VSW4 VSW4 VSW4 VSW4 SW5_UV_STATE	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW4_WDBYPASS  SW4_WDBYPASS  SW4_RUN	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]  SW4_PG_EN
66 77 88 99 AA DD	SW2 CONFIG2 SW2 PWRUP SW2 MODE1 SW2 RUN VOLT SW3 CONFIG1 SW3 CONFIG2 SW3 PWRUP SW3 MODE1 SW3 RUN VOLT SW4 CONFIG1 SW4 CONFIG1 SW4 CONFIG1 SW4 CONFIG2 SW4 PWRUP SW4 MODE1 SW4 RUN VOLT SW4 STBY VOLT SW4 STBY VOLT	R/W	BYPASS SW2_FLT_REN  SW3_UV_ BYPASS SW3_FLT_REN  SW4_UV_ BYPASS SW4_FLT_REN  SW4_FLT_REN  SW5_UV_ BYPASS	SW3_OV_BYPASS  - SW4_OV_BYPASS -	SW2DVS_RAMP  SW2_PD  SW3_ILIM_BYPASS  SW3DVS_RAMP  SW4_ILIM_BYPASS  SW4DVS_RAMP  SW4_PDGRP[1:0]	SW2IL SW2 SW2 SW3_UV_STATE  SW3IL SW3 GRP[1:0] VSW3 VSW3 VSW4 VSW4 VSW4 VSW4 SW5_UV_STATE	M[1:0]	_MODE[1:0]  SW3_ILIM_STATE  _MODE[1:0]  SW4_ILIM_STATE	SW2PHASE[2:0]  SW2_RUN  SW3_WDBYPASS  SW3PHASE[2:0]  SW4_WDBYPASS  SW4PHASE[2:0]  SW4_RUN  SW4_RUN	_MODE[1:0]  SW3_PG_EN  _MODE[1:0]  SW4_PG_EN

Table 77. PF8150 functional register map...continued

ADDF	Register name	R/W	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
72	SW5 STBY VOLT	R/W				VSW5	5_STBY[7:0]				
			•								
75	SW6 CONFIG1	R/W	SW6_UV_ BYPASS	SW6_OV_BYPASS	SW6_ILIM_BYPASS	SW6_UV_STATE	SW6_OV_STATE	SW6_ILIM_STATE	SW6_WDBYPASS	SW6_PG_EN	
6	SW6 CONFIG2	R/W	SW6_FLT_REN	SW6_VTTEN	SW6DVS_RAMP SW6ILIM[1:0] SW6PHASE[2:0]						
7	SW6 PWRUP	R/W		SW6_SEQ[7:0]							
8	SW6 MODE1	R/W	_	_	SW6_PDGRP[1:0]		SW6_STBY	/_MODE[1:0]	SW6_RUN	_MODE[1:0]	
'9	SW6 RUN VOLT	R/W				VSW	6_RUN[7:0]				
Ά	SW6 STBY VOLT	R/W				VSW6	S_STBY[7:0]				
'D	SW7 CONFIG1	R/W	SW7_UV_	SW7_OV_BYPASS	SW7_ILIM_BYPASS	SW7_UV_STATE	SW7_OV_STATE	SW7_ILIM_STATE	SW7_WDBYPASS	SW7_PG_EN	
'E	014/7 004/5/00	Day	BYPASS			OMETH	1144 0		0.4/70/14 0.5/0 03		
	SW7 CONFIG2	R/W	SW7_FLT_REN	<u> -</u>	_		_IM[1:0]		SW7PHASE[2:0]		
F	SW7 PWRUP	R/W		T	014/7 00		_SEQ[7:0]	/ NODE(4.0)	047 544	MODERA	
80	SW7 MODE1	R/W	-	-	SW7_PD	GRP[1:0]	2W/_SIB	/_MODE[1:0]	SW/_RUN	_MODE[1:0]	
31	SW7 RUN VOLT	R/W	<u> -</u>	<u> -</u>	_			VSW7[4:0]			
35	LDO1 CONFIG1	R/W	LDO1_UV_ BYPASS	LDO1_OV_BYPASS	LDO1_ILIM_ BYPASS	LDO1_UV_STATE	LDO1_OV_STATE	LDO1_ILIM_STATE	LDO1_WDBYPASS	LDO1_PG_EN	
86	LDO1 CONFIG2	R/W	LDO1_FLT_ REN	LDO1_PE	DGRP[1:0]	_	_	_	LDO1_RUN_EN	LDO1_STBY_EN	
7	LDO1 PWRUP	R/W		<u> </u>		LDO.	1_SEQ[7:0]				
8	LDO1 RUN VOLT	R/W	_	<u> </u>	I_	_	VLDO1_RUN[3:0]				
9	LDO1 STBY VOLT	R/W	-	_	_	_	VLD01_STBY[3:0]				
В	LDO2 CONFIG1	R/W	LDO2_UV_ BYPASS	LDO2_OV_BYPASS	LDO2_ILIM_ BYPASS	LDO2_UV_STATE	LDO2_OV_STATE	LDO2_ILIM_STATE	LDO2_WDBYPASS	LDO2_PG_EN	
IC .	LDO2 CONFIG2	R/W	LDO2_FLT_ REN	LDO2_PD	OGRP[1:0]	LDO2HW_EN	VSELECT_EN	_	LDO2_RUN_EN	LDO2_STBY_EN	
BD	LDO2 PWRUP	R/W		1		LDO				1	
Ε	LDO2 RUN VOLT	R/W	_	<u> </u>	-	_		VLDO2_	_RUN[3:0]		
BF.	LDO2 STBY VOLT	R/W	_	_	_	_		VLDO2_	STBY[3:0]		
		•	•	,							
1	LDO3 CONFIG1	R/W	LDO3_UV_ BYPASS	LDO3_OV_BYPASS	LDO3_ILIM_ BYPASS	LDO3_UV_STATE	LDO3_OV_STATE	LDO3_ILIM_STATE	LDO3_WDBYPASS	LDO3_PG_EN	
2	LDO3 CONFIG2	R/W	LDO3_FLT_ REN	LDO3_PDGRP[1:0]		-	-	-	LDO3_RUN_EN	LDO3_STBY_EN	
3	LDO3 PWRUP	R/W				LDO	3_SEQ[7:0]				
4	LDO3 RUN VOLT	R/W	_	-	-	-		VLDO3_	_RUN[3:0]		
95	LDO3 STBY VOLT	R/W	_	_	_	_		VLDO3_	STBY[3:0]		
7	LDO4 CONFIG1	R/W	LDO4_UV_ BYPASS	LDO4_OV_BYPASS	LDO4_ILIM_ BYPASS	LDO4_UV_STATE	LDO4_OV_STATE	LDO4_ILIM_STATE	LDO4_WDBYPASS	LDO4_PG_EN	
8	LDO4 CONFIG2	R/W	LDO4_FLT_ REN	LDO4_PE	OGRP[1:0]	_	_	-	LDO4_RUN_EN	LDO4_STBY_EN	
9	LDO4 PWRUP	R/W				LDO4	4_SEQ[7:0]				
Α	LDO4 RUN VOLT	R/W	_	_	-			VLDO4_	_RUN[3:0]		
В	LDO4 STBY VOLT	R/W	_	_	_	_		VLDO4_	STBY[3:0]		
9D	VSNVS CONFIG1	R/W	<u> -</u>	<u> -</u>	-	_	_	_	VSNVSV	/OLT [1:0]	
F	PAGE SELECT	R/TW		<u> </u>	<u> </u>				PAGE[2:0]		
		10.144							I NOL[Z.0]		

# 16.2 PF8150 OTP mirror register map (page 1)

#### Table 78. Legend

Reset types					
OFF_OTP Register loads the OTP mirror register values during power up					
OTP	Register available in OTP bank only, reset from fuses when VIN crosses UVDET threshold				
VSNVS	Reset when BOS has no valid input. VIN < UVDET and coin cell < 1.8 V (VSNVS not present)				

Table 79. PF8150 OTP mirror register map (page 1)

ADDF	Register name	ВІТ7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
A0	OTP FSOB SELECT	_	-	-	_	OTP_FSOB_ SOFTFAULT	OTP_FSOB_WDI	OTP_FSOB_WDC	OTP_FSOB_ HARDFAULT	
A1	OTP I2C	_	_	_	_	OTP_I2C_CRC_EN		OTP_I2C_ADD[2:0]		
A2	OTP CTRL1	_	_	OTP_EWARN_TIME[1	:0]	_	OTP_STANDBYINV	OTP_PG_ACTIVE	OTP_PG_CHECK	
А3	OTP CTRL2	OTP_FSS_EN	OTP_FSS_RANGE	_	OTP_XFAILB_EN	OTP_VIN_OVLO_ SDWN	OTP_VIN_OVLO_EN	OTP_VIN_C	OTP_VIN_OVLO_DBNC[1:0]	
A4	OTP CTRL3	OTP_VTT_PDOWN	OTP_SW6_VTTEN	OTP_SW50	CONFIG[1:0]	OTP_SW4CONFIG[1:0] OTP_SW1CONFIG[1:0]				
A5	OTP FREQ CTRL	OTP_SW_MODE	OTP_SYNCIN_EN	OTP_SYNCOUT_EN	OTP_FSYNC_ RANGE	OTP_CLK_FREQ[3:0]				
A6	OTP COINCELL CTRL	_	_	_	_		OTP_V	COIN[3:0]		
A7	OTP PWRON	_	_	OTP_PWRON_ MODE	OTP_PWRO	N_DBNC[1:0]	OTP_PWRON_ RST_EN	OTP_T	RESET[1:0]	
A8	OTP WD CONFIG	_	_	OTP_WDI_MODE	OTP_WDI_INV	OTP_WD_EN	OTP_WD_STBY_EN	OTP_WDI_STBY_ ACTIVE	OTP_WDWINDOW	
A9	OTP WD EXPIRE	_	_	_	_	_	0	TP_WD_MAX_EXPIRE	[2:0]	
AA	OTP WD COUNTER		OTP_WD_DI	URATION[3:0]			OTP_WD_M	MAX_CNT [3:0]		
AB	OTP FAULT COUNTERS	_	_	_	_		OTP_FAULT_	_MAX_CNT[3:0]		
AC	OTP FAULT TIMERS	_	_	_	_		OTP_TIME	R_FAULT[3:0]		
AD	OTP PWRDN DLY1	OTP_GRF	P4_DLY[1:0]	OTP_GRP	3_DLY[1:0]	OTP_GR	P2_DLY[1:0]	OTP_GF	RP1_DLY[1:0]	
AE	OTP PWRDN DLY2	OTP_PD_SEQ_DLY[1	:0]	_	_	_	_	OTP_RESE	TBMCU_DLY[1:0]	
AF	OTP PWRUP CTRL	_	OTP_PWRDWN_ MODE	OTP_PGOOD	)_PDGRP[1:0]	OTP_RESETBI	MCU_PDGRP[1:0]	OTP_SE	Q_TBASE[1:0]	
В0	OTP RES ETBMCU PWRUP				OTP_RESE	TBMCU_SEQ[7:0]				
B1	OTP PGOOD PWRUP				OTP_PG	OOD_SEQ[7:0]				
	•									
B2	OTP SW1 VOLT				OTP_	_VSW1[7:0]				
В3	OTP SW1 PWRUP				OTP_S	W1_SEQ[7:0]				
B4	OTP SW1 CONFIG1	OTP_SW1	UV_TH[1:0]	OTP_SW10	OV_TH[1:0]	OTP_SW1	_PDGRP[1:0]	OTP_S	W1ILIM[1:0]	
B5	OTP SW1 CONFIG2	OTP_SW1_L	LSELECT[1:0]		OTP_SW1PHASE[2:0]		OTP_SW1DVS_RAMP	OTP_SW1_PG_EN	OTP_SW1_WDBYPASS	
	OTT 011									
B6	OTP SW2 VOLT					_VSW2[7:0]				
B7	OTP SW2 PWRUP				OTP_S	W2_SEQ[7:0]				
В8	OTP SW2 CONFIG1	OTP_SW2	UV_TH[1:0]	OTP_SW2	OV_TH[1:0]	OTP_SW2	_PDGRP[1:0]	OTP_S	W2ILIM[1:0]	
В9	OTP SW2 CONFIG2	OTP_SW2_L	LSELECT[1:0]		OTP_SW2PHASE[2:0]		OTP_SW2DVS_RAMP	OTP_SW2_PG_EN	OTP_SW2_WDBYPASS	
ВА	OTP SW3_				OTP_	_VSW3[7:0]				
ВВ	OTP SW3 PWRUP				OTP_S	W3_SEQ[7:0]				
	FVVNUF	WKUP								

Table 79. PF8150 OTP mirror register map (page 1)...continued

Iab	10 /3. PFO	150 OTP mirror register	map (page 1)	.commuea				
ADDF	Register name	BIT7 BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
вс	OTP SW3 CONFIG1	OTP_SW3UV_TH[1:0]	OTP_SW3OV	_TH[1:0]	OTP_SW3_PDGRP[1:0]		OTP_SW3ILIM[1:0]	
BD	OTP SW3 CONFIG2	OTP_SW3_LSELECT[1:0]	0	TP_SW3PHASE[2:0]		OTP_SW3DVS_RAMP	OTP_SW3_PG_EN	OTP_SW3_WDBYPASS
BE	OTP SW4 VOLT			OTP_	VSW4[7:0]			
BF	OTP SW4				W4_SEQ[7:0]			
C0	PWRUP OTP SW4 CONFIG1	OTP_SW4UV_TH[1:0]	OTP_SW4OV	'_TH[1:0]	OTP_SW4	_PDGRP[1:0]	OTP_S	W4ILIM[1:0]
C1	OTP SW4 CONFIG2	OTP_SW4_LSELECT[1:0]	0	TP_SW4PHASE[2:0]		OTP_SW4DVS_RAMP	OTP_SW4_PG_EN	OTP_SW4_WDBYPASS
	CONFIG2							
C2	OTP SW5 VOLT			OTP_	VSW5[7:0]			
СЗ	OTP SW5 PWRUP			OTP_S	W5_SEQ[7:0]			
C4	OTP SW5 CONFIG1	OTP_SW5UV_TH[1:0]	OTP_SW5OV	'_TH[1:0]	OTP_SW5	PDGRP[1:0]	OTP_S	W5ILIM[1:0]
C5	OTP SW5 CONFIG2	OTP_SW5_LSELECT[1:0]	0	TP_SW5PHASE[2:0]		OTP_SW5DVS_RAMP	OTP_SW5_PG_EN	OTP_SW5_WDBYPASS
Ce	OTP SW6 VOLT			OTD	Vewerz-oi			
C6 C7	OTP SW6				VSW6[7:0] W6_SEQ[7:0]			
C8	PWRUP OTP SW6	OTP_SW6UV_TH[1:0]	OTP_SW6OV_TH[1:0]			_PDGRP[1:0]	OTP S	W6ILIM[1:0]
C9	CONFIG1 OTP SW6				011 _0110_			
C9	CONFIG2	OTP_SW6_LSELECT[1:0]	OTP_SW6PHASE[2:0]			OTP_SW6DVS_RAMP	OTP_SW6_PG_EN	OTP_SW6_WDBYPASS
CA	OTP SW7 VOLT		_			OTP_VSW7[4:0]		
СВ	OTP SW7 PWRUP			OTP_S	W7_SEQ[7:0]			
СС	OTP SW7 CONFIG1	OTP_SW7UV_TH[1:0]	OTP_SW7OV	'_TH[1:0]	OTP_SW7_	_PDGRP[1:0]	OTP_S	W7ILIM[1:0]
CD	OTP SW7 CONFIG2	OTP_SW7_LSELECT[1:0]	0	TP_SW7PHASE[2:0]		_	OTP_SW7_PG_EN	OTP_SW7_WDBYPASS
CE	OTP LDO1	OTP_LDO1UV_TH[1:0]	OTP_LDO10\	/ TH[1:0]		OTP V	LDO1[3:0]	
CF	VOLT OTP LDO1	OTT_EDOTOV_TT[1.0]	OII_LDOIO		004 050(7:0)	011_01	LDO 1[3.0]	
	PWRUP			OIP_LL	0O1_SEQ[7:0]	l	I	I
D0	OTP LDO1 CONFIG	OTP_LDO1_PDGRP[1:0]	-  -	_	_	OTP_LDO1_PG_EN	OTP_LDO1_ WDBYPASS	OTP_LDO1LS
D1	OTP LDO2 VOLT	OTP_LDO2UV_TH[1:0]	OTP_LDO20\	/_TH[1:0]		OTP_VI	LDO2[3:0]	
D2	OTP LDO2 PWRUP			OTP_LC	002_SEQ[7:0]			
D3	OTP LDO2 CONFIG	OTP_LDO2_PDGRP[1:0]	OTP_VSELECT_EN C	DTP_LDO2HW_EN	_	OTP_LDO2_PG_EN	OTP_LDO2_ WDBYPASS	OTP_LDO2LS
D4	OTP LDO3 VOLT	OTP_LDO3UV_TH[1:0]	OTP_LDO3O\	/_TH[1:0]		OTP_VI	LDO3[3:0]	
D5	OTP LDO3 PWRUP			OTP_LC	0O3_SEQ[7:0]			
D6	OTP LDO3 CONFIG	OTP_LDO3_PDGRP[1:0]	-	=	_	OTP_LDO3_PG_EN	OTP_LDO3_ WDBYPASS	OTP_LDO3LS
	T							
D7	OTP LDO4 VOLT	OTP_LDO4UV_TH[1:0]	OTP_LDO40\			OTP_VI	LDO4[3:0]	
D8	OTP LDO4 PWRUP			OTP_LC	0O4_SEQ[7:0]			
D9	OTP LDO4 CONFIG	OTP_LDO4_PDGRP[1:0]	-	_	_	OTP_LDO4_PG_EN	OTP_LDO4_ WDBYPASS	OTP_LDO4LS
DA	OTP VSNVS	-	-  -	-		_	VSNVS	SVOLT [1:0]
	CONFIG							
DB	OTP_OV_ BYPASS1	OTP_SW7_ OVBYPASS		OTP_SW5_ OVBYPASS	OTP_SW4_ OVBYPASS	OTP_SW3_ OVBYPASS	OTP_SW2_ OVBYPASS	OTP_SW1_OVBYPASS
	1							

Table 79. PF8150 OTP mirror register map (page 1)...continued

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
DC	OTP_OV_ BYPASS2	_	_	_	_	OTP_LDO4_ OVBYPASS	OTP_LDO3_ OVBYPASS	OTP_LDO2_ OVBYPASS	OTP_LDO1_ OVBYPASS
DD	OTP_UV_ BYPASS1		OTP_SW7_ UVBYPASS		OTP_SW5_ UVBYPASS	OTP_SW4_ UVBYPASS	OTP_SW3_ UVBYPASS	OTP_SW2_ UVBYPASS	OTP_SW1_UVBYPASS
DE	OTP_UV_ BYPASS2		_	_	_	OTP_LDO4_ UVBYPASS	OTP_LDO3_ UVBYPASS	OTP_LDO2_ UVBYPASS	OTP_LDO1_UVBYPASS
DF	OTP_ILIM_ BYPASS1		OTP_SW7_ ILIMBYPASS		OTP_SW5_ ILIMBYPASS	OTP_SW4_ ILIMBYPASS	OTP_SW3_ ILIMBYPASS	OTP_SW2_ ILIMBYPASS	OTP_SW1_ ILIMBYPASS
E0	OTP_ILIM_ BYPASS2		_	_	_	OTP_LDO4_ ILIMBYPASS	OTP_LDO3_ ILIMBYPASS	OTP_LDO2_ ILIMBYPASS	OTP_LDO1_ ILIMBYPASS
E3	OTP DEBUG1	_	_	_	_	_	_	_	BGMOM_BYPASS

# 17 OTP/TBB and default configurations

The industrial and consumer PF8150 support OTP fuse bank configuration and a predefined set of hardwire configurations to select the default power-up configuration via the VDDOTP pin.

The default power-up configuration is loaded into the functional I<sup>2</sup>C registers based on the voltage on the VDDOTP pin on register loading.

- If VDDOTP = GND, the device loads the configuration from the OTP mirror registers.
- If VDDOTP = V1P5D, the device loads the configuration from the default hardwire configuration.

When OTP configuration is selected, the register loading occurs in two stages:

- In the first stage, the fuses are loaded in the OTP mirror registers every time VIN crosses the UVDET threshold in the rising edge.
- At the second stage, data from the mirror registers are loaded into the functional I<sup>2</sup>C registers for device operation.

When VDDOTP = GND, the mirror registers hold the default configuration to be used on a power-on event. The mirror registers can be modified during the TBB mode in order to test a custom power-up configuration and/or burn the configuration into the OTP fuses to generate a customized default power-up configuration.

When VDDOTP = V1P5D, the I<sup>2</sup>C functional registers will always be loaded from the hardwire configuration every time a default loading is required. Therefore, no TBB operation is possible in this configuration.

In the event of a TRIM/OTP loading failure or a self-test failure, the corresponding fault flag is set and any PWRUP event is ignored until the flags are cleared by writing a 1 during the QPU OFF state.

The TRIM\_NOK, OTP\_NOK, and STEST\_NOK flags can only be written when the TBBEN is set high (in TBB mode). In normal operation, the TRIM\_NOK, OTP\_NOK, and STEST\_NOK flags can only be read, but not cleared.

## 17.1 TBB (try before buy) operation

The industrial and consumer PF8150 allow temporary configuration (TBB) to debug or test a customized power-up configuration in the system. One sequence with the TBBEN, VDDOTP, and I<sup>2</sup>C commands is requested when entering TBB mode and accessing the mirror register.

In this mode of operation, the device ignores the default value of the LPM\_OFF bit and moves into the QPU\_Off state, regardless of the result of the self-test. However, the actual result of the self-test is communicated using the STEST\_NOK flag.

- When the self-test is successful, the STEST\_NOK flag is set to 0.
- When the self-test has failed, the STEST\_NOK flag is set to 1.

In the TBB mode, the following conditions are valid:

- I<sup>2</sup>C communication uses standard communication with no CRC and secure write disabled.
- Default I<sup>2</sup>C address is 0x08 regardless of the address configured by OTP.
- Watchdog monitoring is disabled (including WDI and internal watchdog timer).
- The industrial and consumer PF8150 can communicate through I<sup>2</sup>C as long as V<sub>DDIO</sub> is provided to the PMIC externally.

The PAGE[2:0] bits are provided to grant access to the mirror registers and other OTP dedicated bits. When the device is in TBB mode, it can access the mirror registers in the extended register Page 1. With the TBBEN pin pulled low, access to the extended register pages is not allowed.

The mirror registers are preloaded with the values from the OTP configuration. These may be modified to set the proper power-up configuration during TBB operation.

MC32PF8150\_MC34PF8150

If a power-up event is present with the TBBEN pin set high, the device will power up with the proper configuration but limited functionality.

Limited functionality includes:

- Default I<sup>2</sup>C address = 0x08
- · CRC and secure write disabled
- Watchdog operation/monitoring disabled

To allow TBB operation with full functionality, the TBBEN pin must be low when the power-up event occurs.

The industrial and consumer PF8150 can operate normally using the TBB configuration, as long as VIN does not go below the UVDET threshold. If VIN is lost (VIN < UVDET) the mirror register will be reset, and TBB configuration must be performed again.

## 17.2 OTP fuse programming

A permanent OTP configuration is possible by burning the OTP fuses. OTP fuse burning is performed in TBBEN mode during the QPU\_Off state. Contact an NXP representative for detailed information on OTP fuse programming.

OTP programming performed by the customer is allowed during engineering development using NXP's latest graphical user interface and socketed evaluation board. Customer is not allowed to perform OTP programming for production purposes. Only NXP or a recommended third party are allowed to program the device for production purposes.

## 17.3 Default hardwire configuration

If VDDOTP = V1P5D, the device loads the configuration from the default hardwire configuration directly into the corresponding I<sup>2</sup>C functional registers every time the registers need to be reloaded.


When using the hardwire configuration, the TRIM values are still loaded from the OTP fuses. In the event of a TRIM loading failure, the corresponding fault flag is set to 1.

When the hardwire configuration is used, the industrial and consumer PF8150 does not allow TBB mode operation. When TBBEN = V1P5D, the device enters a debug mode. In this mode of operation, the device ignores the default value of the LPM\_OFF bit and moves into the QPU\_Off state, regardless of the result of the self-test. However, the actual result of the self-test is reported by the STEST\_NOK flag.

- When the self-test is successful, the STEST NOK flag is set to 0.
- When the self-test has failed, the STEST NOK flag is set to 1.

During hardwire configuration, the OTP\_NOK flag is always set to 0.

When any of the TRIM\_NOK, OTP\_NOK, or STEST\_NOK flags is set, any PWRUP event is ignored until the flags are cleared by writing a 0. These flags can only be written when the system is in Debug mode, (TBBEN = V1P5D). In normal operation, the TRIM\_NOK, OTP\_NOK and STEST\_NOK flags are read only.



For simplicity, the default hardwire configuration in industrial and consumer PF8150 is organized based on the OTP register map as shown in <u>Table 80</u>.

Table 80. Default hardwire configuration

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Configuration
A0	OTP FSOB SELECT	0	0	0	0	0	0	0	0	FSOB pin not used
A1	OTP I2C	0	0	0	0	0	0	0	0	Secured I2C disabled   I <sup>2</sup> C CRC disabled   I <sup>2</sup> C address = 0x08
A2	OTP CTRL1	0	0	0	0	0	0	1	0	100 µs EWARN   Fail-safe state enabled   Standby active high   PGOOD indicator   PG not check on power up

Table 80. Default hardwire configuration...continued

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Configuration
A3	OTP CTRL2	0	0	0	0	0	1	0	1	FSS disabled   FSS range = 5 %   XFAILB disabled   VIN_OVLO shutdown disabled   VIN_OVLO enabled   VIN_OVLO debounce = 100 µs
A4	OTP CTRL3	0	0	0	0	0	0	0	1	VTT hi-Z off   single-phase: SW6, SW5, SW4, SW3   dual-phase: SW1/SW2
A5	OTP FREQ CTRL	0	0	0	0	0	0	0	0	SWx in APS   SYNCIN = disabled   SYNCOUT disabled   SYNCIN range = 2 MHz to 3 MHz   CLK frequency = 2.5 MHz
A6	OTP COINCELL CTRL	0	0	0	0	1	0	1	1	VCOIN = 3.0 V
A7	OTP PWRON	0	0	0	0	0	0	0	0	PWRON = level sensitive
A8	OTP WD CONFIG	0	0	0	1	0	0	0	0	WDI generates soft WD reset   WDI detect on rising edge   WD timer disabled   WD Timer in Standby disabled  WDI detect in Standby disabled   WD windows = 100 %
A9	OTP WD EXPIRE	0	0	0	0	0	1	1	1	Max WD expire count = 8
AA	OTP WD COUNTER	1	0	1	0	1	1	1	1	WD duration = 1024 ms   max WD count = 16
AB	OTP FAULT COUNTERS	1	1	1	1	1	1	1	1	Fail-safe MAX counter = 16   regulator fault max counter = 16
AC	OTP FAULT TIMERS	0	0	0	0	1	1	1	1	Fail-safe OK timer = 1 minute   regulator fault timer = disabled
AD	OTP PWRDN DLY1	0	0	0	0	0	0	0	0	GRP4 delay = 125 μs   GRP 3 delay = 125 μs   GRP 2 delay = 125 μs   GRP 1 delay = 125 μs
AE	OTP PWRDN DLY2	0	0	0	0	0	0	0	1	No power down delay   RESETBMCU delay = 10 μs
AF	OTP PWRUP CTRL	0	0	0	0	0	0	1	0	PD mirror sequence   RESETBMCU PD Group2   TBASE = 250 μs
B0	OTP RESETBMCU PWRUP	0	0	0	0	0	1	1	1	RESETBMCU SEQ = Slot 6
B1	OTP PGOOD PWRUP	0	0	0	0	0	0	0	0	PGOOD SEQ = OFF
B2	OTP SW1 VOLT	0	1	1	0	0	0	0	0	Voltage = 1.0 V
В3	OTP SW1 PWRUP	0	0	0	0	0	0	0	1	SEQ = Slot 0
B4	OTP SW1 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 %   OV mon = 7 %   SW PD Group4   ILIM typ 4.5 A
B5	OTP SW1 CONFIG2	0	0	1	1	1	1	1	0	L = 1 $\mu$ H   phase = 0°   DVS ramp = 12.5 mV/ $\mu$ s   PG = EN   WDB YPASS = disable
B6	OTP SW2 VOLT	0	1	1	0	0	0	0	0	Voltage = 1.0 V
B7	OTP SW2 PWRUP	0	0	0	0	0	0	0	1	SEQ = Slot 0
B8	OTP SW2 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 %   OV mon = 7 %   SW PD Group4   ILIM typ 4.5 A
В9	OTP SW2 CONFIG2	0	0	0	1	1	1	1	0	L = 1 μH   phase = 180°   DVS ramp = 12.5 mV/μs   PG = EN   WDBYPASS = disable
BA	OTP SW3_VOLT	0	1	1	1	0	0	0	0	Voltage = 1.1 V
ВВ	OTP SW3 PWRUP	0	0	0	0	0	1	0	1	SEQ = Slot 4
ВС	OTP SW3 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 %   OV mon = 7 %   SW PD Group4   ILIM min 4.5 A
BD	OTP SW3 CONFIG2	0	0	1	1	1	1	1	0	L = 1 $\mu$ H   phase = 0°   DVS ramp = 12.5 mV/ $\mu$ s   PG = EN   WDB YPASS = disable
BE	OTP SW4 VOLT	0	1	1	1	0	0	0	0	Voltage = 1.1 V
BF	OTP SW4 PWRUP	0	0	0	0	0	1	0	1	SEQ = Slot 4
C0	OTP SW4 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 %   OV mon = 7 %   SW PD Group4   ILIM min 4.5 A
C1	OTP SW4 CONFIG2	0	0	1	1	1	1	1	0	L = 1 µH   phase = 0°   DVS ramp = 12.5 mV/µs   PG = EN   WDB YPASS = disable
C2	OTP SW5 VOLT	0	1	1	1	0	0	0	0	Voltage = 1.1 V
C3	OTP SW5 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 ( TBASE x 2 = 500 μs)
C4	OTP SW5 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 %   OV mon = 7 %   SW PD Group4   ILIM min 4.5 A
C5	OTP SW5 CONFIG2	0	0	1	1	1	1	1	0	L = 1 $\mu$ H   phase = 0°   DVS ramp = 12.5 mV/us   PG = EN   WDB YPASS = disable
C6	OTP SW6 VOLT	1	0	1	1	0	0	0	1	Voltage = 1.8 V
C7	OTP SW6 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 (TBASE x 2 = 500 μs)
C8	OTP SW6 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 %   OV mon = 7 %   SW PD Group4   ILIM min 4.5 A
C9	OTP SW6 CONFIG2	0	0	1	1	1	1	1	0	L = 1 $\mu$ H   phase = 0°   DVS ramp = 12.5 mV/ $\mu$ s   PG = EN   WDB YPASS = disable
CA	OTP SW7 VOLT	0	0	0	1	0	1	0	1	Voltage = 3.3 V
СВ	OTP SW7 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 (TBASE x 2 = 500 μs)
CC	OTP SW7 CONFIG1	0	1	0	1	0	0	1	1	UV mon = 7 %   OV mon = 7 %   SW PD Group4   ILIM min 4.5 A
CD	OTP SW7 CONFIG2	0	0	1	1	1	0	1	0	L = 1 μH   phase = 0°   PG = EN   WDBYPASS = disable

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

Table 80. Default hardwire configuration...continued

ADDR	Register name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	Configuration
CE	OTP LDO1 VOLT	0	1	0	1	0	0	0	1	Voltage = 1.8 V
CF	OTP LDO1 PWRUP	0	0	0	0	0	0	0	1	SEQ = Slot 0
D0	OTP LDO1 CONFIG	0	0	0	0	0	1	0	0	LDO PD Group 4   PG = EN   WDBYPASS = disable   LDO mode
D1	OTP LDO2 VOLT	0	1	0	1	1	0	1	1	Voltage = 3.3 V
D2	OTP LDO2 PWRUP	0	0	0	0	0	0	1	1	SEQ = Slot 2 (TBASE x 2 = 500 μs)
D3	OTP LDO2 CONFIG	0	0	1	1	0	1	0	0	LDO PD Group 4   VSELECT = EN   LDO2HW = EN   PG = EN   WDBYPASS = disable   LDO mode
D4	OTP LDO3 VOLT	0	1	0	1	1	0	1	1	Voltage = 3.3 V
D5	OTP LDO3 PWRUP	0	0	0	0	0	0	0	0	SEQ = OFF
D6	OTP LDO3 CONFIG	0	0	0	0	0	1	0	0	LDO PD Group 4   PG = EN   WDBYPASS = disable   LDO mode
D7	OTP LDO4 VOLT	0	1	0	1	1	0	1	1	Voltage = 3.3 V
D8	OTP LDO4 PWRUP	0	0	0	0	0	0	0	0	SEQ = OFF
D9	OTP LDO4 CONFIG	0	0	0	0	0	1	0	0	LDO PD Group 4   PG = EN   WDBYPASS = disable   LDO mode
DA	OTP VSNVS CONFIG	0	0	0	0	0	0	1	0	Voltage = 3.0 V
DB	OTP OV BYPASS1	0	0	0	0	0	0	0	0	OV bypass disabled on all SW regulators
DC	OTP OV BYPASS2	0	0	0	0	0	0	0	0	OV bypass disabled on all LDO regulators
DD	OTP UV BYPASS1	0	0	0	0	0	0	0	0	UV bypass disabled on all SW regulators
DE	OTP UV BYPASS2	0	0	0	0	0	0	0	0	UV bypass disabled on all LDO regulators
DF	OTP ILIM BYPASS1	0	0	0	0	0	0	0	0	ILIM bypass disabled on all SW regulators
E0	OTP ILIM BYPASS2	0	0	0	0	0	0	0	0	ILIM bypass disabled on all LDO regulators
E1	OTP PROG IDH	0	0	0	0	1	1	1	1	Prog ID = 0xFFF
E2	OTP PROG IDL	1	1	1	1	1	1	1	1	Prog ID = 0xFFF


# 18 IC level quiescent current requirements

All parameters are specified at  $T_A$  = -40 to 105 °C, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 5.0 V and  $T_A$  = 25 °C, unless otherwise noted.

Table 81. Quiescent current requirements


Symbol	Parameter	Min	Тур	Max	Unit
ILICELL	Coin cell mode VIN < UVDET VSNVS = 3.0 V or 3.3 V	_	1.0	3.0	μА
ILICELL	Coin cell mode VIN < UVDET VSNVS = 1.8 V	_	5.0	7.0	μА
ILPOFF	LP_Off state LPM_OFF = 0 VIN > UVDET VSNVS = ON	_	40	150	μΑ
IQPUOFF	QPU_Off LPM_OFF = 1 System ready to power on	_	750	1000	μА
ISYSON	System on core current Run or Standby and all regulators disabled. Coin cell charger disabled AMUX disabled	_	750	1000	μΑ
IFSAFE	Fail-safe mode VIN > UVDET VSNVS = ON	_	40	150	μА


# 19 Typical applications



# 20 Package information

### 20.1 Package outline for dimple WF-type HVQFN56 (Automotive grade)





MC32PF8150\_MC34PF8150

H-PQFN-56 I/O, 0.1 DIMPLE WETTABLE FLANK 8 X 8 X 0.9 PKG, 0.5 PITCH SOT684-29(D) NOTES: 1. ALL DIMENSIONS IN MILLIMETERS. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.  $\stackrel{\textstyle \checkmark}{4}$ . COPLANARITY APPLIES TO LEADS, DIE ATTACH FLAG AND CORNER NON-FUNCTIONAL PADS. 5. MIN. METAL GAP SHOULD BE 0.25 MM. 6. ANCHORING PADS.

Figure 43. Package outline notes for WF-type HVQFN56 (Automotive grade)

MECHANICAL OUTLINE

PRINT VERSION NOT TO SCALE

© NXP B.V. ALL RIGHTS RESERVED

STANDARD:

NON JEDEC

DATE: 06 OCT 2021


REVISION:

Α

DRAWING NUMBER:

98ASA01750D


## 20.2 PCB design guidelines HVQFN56




MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.





Eiguro 46	Caldar	paste stencil for WF-type HVQFN56	4
FIGURE 40.			

# 21 Revision history

### Table 82. Revision history

Document ID	Release date	Description
MC32PF8150_MC34PF8150 v1.0	31 October 2025	<ul> <li>Product data sheet</li> <li>Changed security classification from confidential to public</li> <li>Updated <u>Table 2</u></li> </ul>
MC32PF8150_MC34PF8150 v0.92	1 August 2025	Initial release of objective data sheet

# **Legal information**

#### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>.

#### **Definitions**

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

MC32PF8150\_MC34PF8150

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

 $\ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace - \ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace$  is not an operating company and it does not distribute or sell products.

#### **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

### **Tables**

Tab. 1.	Device options	5	Tab. 41.	Ramp rates	62
Tab. 2.	Ordering information	5	Tab. 42.	Output voltage configuration	
Tab. 3.	HVQFN56 pin description		Tab. 43.	SW regulator mode configuration	63
Tab. 4.	Absolute maximum ratings	11	Tab. 44.	SWx current limit selection	63
Tab. 5.	ESD ratings	12	Tab. 45.	SWx phase configuration	64
Tab. 6.	Thermal characteristics		Tab. 46.	SWx inductor selection bits	64
Tab. 7.	QFN56 thermal resistance and package		Tab. 47.	OTP_SW1CONFIG register description	65
	dissipation ratings	13	Tab. 48.	OTP SW4CONFIG register description	65
Tab. 8.	Operating conditions	14	Tab. 49.	OTP_SW5CONFIG register description	66
Tab. 9.	Voltage supply summary		Tab. 50.	Type 1 buck regulator electrical	
Tab. 10.	State machine transition definition	19		characteristics	68
Tab. 11.	UVDET threshold	26	Tab. 51.	Recommended external components	70
Tab. 12.	VIN_OVLO debounce configuration	26	Tab. 52.	SW7 output voltage configuration	71
Tab. 13.	VIN_OVLO specifications	26	Tab. 53.	SW7 regulator mode configuration	72
Tab. 14.	Startup timing requirements (PWRON		Tab. 54.	SW7 current limit selection	73
	pulled up)	28	Tab. 55.	SW7 phase configuration	73
Tab. 15.	Startup with PWRON driven high externa	ılly	Tab. 56.	SW7 inductor selection bits	73
	and LPM_OFF = 0		Tab. 57.	Type 2 buck regulator electrical	
Tab. 16.	Power-up time base register	30		characteristics	74
Tab. 17.	Power-up sequence registers	31	Tab. 58.	Recommended external components	76
Tab. 18.	Power down regulator group bits	34	Tab. 59.	LDO operation description	77
Tab. 19.	Power-down counter delay	34	Tab. 60.	LDO output voltage configuration	
Tab. 20.	Programmable delay after RESETBMCU	is	Tab. 61.	LDO regulator electrical characteristics	78
	asserted		Tab. 62.	UV threshold configuration register	79
Tab. 21.	Power down delay selection	35	Tab. 63.	OV threshold configuration register	79
Tab. 22.	Regulator control during fault event bits .	36	Tab. 64.	UV debounce timer configuration	80
Tab. 23.	Fault timer register configuration		Tab. 65.	OV debounce timer configuration	80
Tab. 24.	Fault bypass bits	40	Tab. 66.	VMON Electrical characteristics	82
Tab. 25.	Interrupt registers	44	Tab. 67.	Manual frequency tuning configuration	84
Tab. 26.	I/O electrical specifications	45	Tab. 68.	Clock management specifications	
Tab. 27.	PWRON debounce configuration in edge		Tab. 69.	Sensor locations	87
	detection mode	47	Tab. 70.	Thermal monitor specifications	88
Tab. 28.	TRESET configuration	47	Tab. 71.	Thermal monitor bit descriptions	89
Tab. 29.	STANDBY pin polarity control		Tab. 72.	AMUX channel selection	
Tab. 30.	EWARN time configuration		Tab. 73.	AMUX specifications	
Tab. 31.	Early warning threshold		Tab. 74.	Watchdog duration register	
Tab. 32.	LDO control in Run or Standby mode		Tab. 75.	Soft WD register reset	
Tab. 33.	I2C address configuration	55	Tab. 76.	Legend	
Tab. 34.	Internal supplies electrical characteristics	57	Tab. 77.	PF8150 functional register map	99
Tab. 35.	Coin cell charger voltage level	58	Tab. 78.	Legend	
Tab. 36.	Coin cell electrical characteristics		Tab. 79.	PF8150 OTP mirror register map (page 1)	
Tab. 37.	VSNVS operation description		Tab. 80.	Default hardwire configuration	
Tab. 38.	VSNVS output voltage configuration	60	Tab. 81.	Quiescent current requirements	
Tab. 39.	VSNVS electrical characteristics		Tab. 82.	Revision history	118
Tab. 40.	DVS ramp speed configuration	62			

# **Figures**

Tia 1	Cimplified application diagram	4	Fig. 22	9 hit SAE 11950 CDC naturamial	EG
Fig. 1.	Simplified application diagram		Fig. 22. Fig. 23.	8 bit SAE J1850 CRC polynomialVSNVS block diagram	
Fig. 2. Fig. 3.	Internal block diagram		Fig. 23. Fig. 24.		
•	Piinning diagram		-	Buck regulator block diagram	
Fig. 4.	Functional block diagram		Fig. 25.	Dual-phase configuration	
Fig. 5.	State diagram		Fig. 26.	Triple-phase configuration	
Fig. 6.	Startupwith PWRON pulled up	21	Fig. 27.	Quad-phase configuration	
Fig. 7.	Startup with PWRON driven high externally	00	Fig. 28.	Type 2 buck regulator block diagram	
F: 0	and bit LPM_OFF = 0	29	Fig. 29.	LDOx regulator block diagram	
Fig. 8.	Power-up/down sequence between off and	0.4	Fig. 30.	Voltage monitoring architecture	
F: 0	system-on states	31	Fig. 31.	Clock management architecture	
Fig. 9.	Power-up/down sequence between Run	00	Fig. 32.	Spread-spectrum waveforms	
<b>-</b> : 40	and Standby		Fig. 33.	Thermal monitoring architecture	
Fig. 10.	Group Power-down sequence example		Fig. 34.	Thermal sensor voltage characteristics	
Fig. 11.	Power-down delay	36	Fig. 35.	Watchdog timer operation	
Fig. 12.	Regulator turned off with RegX_STATE = 0		Fig. 36.	Soft WD reset behavior	
	and FLT_REN = 0	37	Fig. 37.	Hard WD reset behavior	
Fig. 13.	Regulator turned off with RegX_STATE = 0		Fig. 38.	Watchdog event counter	
	and FLT_REN = 0	38	Fig. 39.	Hardwire operation diagram	
Fig. 14.	Correct power up (no fault during power		Fig. 40.	Typical application diagram	111
	up)	41	Fig. 41.	Package outline for WF-type HVQFN56	
Fig. 15.	Power-up sequencer with a temporary			(Automotive grade)	112
	failure	42	Fig. 42.	Package outline detail for WF-type	
Fig. 16.	Power-up sequencer aborted as fault			HVQFN56 (Automotive grade)	113
	persists for longer than 2.0 ms		Fig. 43.	Package outline notes for WF-type	
Fig. 17.	I/O interface diagram	45		HVQFN56 (Automotive grade)	114
Fig. 18.	XFAILB behavior during a Power-up		Fig. 44.	Solder mask pattern for WF-type	
	sequence	53		HVQFN56	115
Fig. 19.	XFAILB behavior during a Power-down		Fig. 45.	I/O pads and solderable areas for WF-type	
	sequence	54		HVQFN56	116
Fig. 20.	Behavior during an external XFAILB event	54	Fig. 46.	Solder paste stencil for WF-type HVQFN56	117
Fig. 21.	External XFAILB event during a Power-up				
-	sequence	55			

### **Contents**

1	Overview	2	14.9.5	XINTB	
2	Features		14.9.6	WDI	48
3	Simplified application diagram	4	14.9.7	EWARN	49
4	Ordering information	5	14.9.8	PGOOD	50
5	Applications	6	14.9.9	VSELECT	51
6	Internal block diagram		14.9.10	LDO2EN	51
7	Pinning information	8	14.9.11	FSOB fault status output	51
7.1	Pinning		14.9.12	TBBEN	52
7.2	Pin description		14.9.13	XFAILB	
8	Absolute maximum ratings		14.9.13.1	SDA and SCL (I2C bus)	55
9	ESD ratings		15	Functional blocks	
10	Thermal characteristics		15.1	Analog core and internal voltage references.	57
11	Operating conditions		15.2	Coin cell charger	
12	General description		15.3	VSNVS LDO/switch	
12.1	Features (in detail)		15.4	Type 1 buck regulators (SW1 to SW6)	
12.2	Functional block diagram		15.4.1	SW6 VTT operation	
12.3	Power tree summary	16	15.4.2	Multiphase operation	
13	State machine		15.4.3	Electrical characteristics	
13.1	State descriptions		15.5	Type 2 buck regulator (SW7)	
13.1.1	OTP/TRIM load		15.5.1	Electrical characteristics	
13.1.2	LP Off state		15.6	Linear regulators	
13.1.2	QPU_Off state		15.6.1	LDO load switch operation	
13.1.4	Power-up sequence		15.6.2	LDO regulator electrical characteristics	
13.1.4	System-on states		15.0.2	Voltage monitoring	
13.1.5.1	Run state		15.7.1	Electrical characteristics	
13.1.5.1	Standby state		15.7.1	Clock management	
13.1.5.2	WD_Reset		15.8.1	Low-frequency clock	
13.1.7	Power-down state		15.8.2	High-frequency clock	
13.1.7	Fault transition		15.8.3		
13.1.0	Coin cell state		15.8.4	Manual frequency tuning	
13.1.9 <b>14</b>			15.8.5	Spread spectrum  Clock synchronization	
14.1	General device operationUVDET		15.6.5		
14.1 14.2	VIN OVLO condition		15.9	Thermal monitors	
				Analog multiplexer	
14.3 14.4	IC startup timing with PWRON pulled up	21	15.11	Watchdog event management	
14.4	IC startup timing with PWRON pulled low	20	15.11.1	Internal watchdog timer	
44.5	during VIN application		15.11.2	Watchdog reset behaviors	
14.5	Power up		16	I2C register map	
14.5.1	Power-up events		16.1	PF8150 functional register map	
14.5.2	Power-up sequencing		16.2	PF8150 OTP mirror register map (page 1)	
14.6	Power down		17	OTP/TBB and default configurations	
14.6.1	Turn-off events		17.1	TBB (try before buy) operation	
14.6.2	Power-down sequencing		17.2	OTP fuse programming	
14.6.2.1	Sequential power-down		17.3	Default hardwire configuration	
14.6.2.2	Group power down		18	IC level quiescent current requirements	
14.6.2.3	Power-down delay		19	Typical applications	
14.7	Fault detection		20	Package information	. 112
14.7.1	Fault monitoring during Power-up state		20.1	Package outline for dimple WF-type	440
14.8	Interrupt management		00.5	HVQFN56 (Automotive grade)	
14.9	I/O interface pins		20.2	PCB design guidelines HVQFN56	
14.9.1	PWRON		21	Revision history	
14.9.2	STANDBY			Legal information	119
14.9.3	RESETBMCU				
1494	INTR	48			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.