

BMA7118SB; BMA7118TB

18 cells analog front end IC

Rev. 1.0 — 24 June 2026

Short data sheet

1 Product profile

1.1 General description

The BMA7118xB is the first of a family of battery cell controller (BCC) IC products that are hardware and software compatible. While it has been designed for electric vehicle (EV) and hybrid electric vehicle (HEV) applications, it can also be used in other applications such as energy storage system (ESS) and light electric vehicle (LEV). The BMA7118xB provides differential high precision lithium-ion cell voltage measurements complemented by temperature measurements. Next to the measurements, the device provides an extensive set of passive cell voltage balancing features to equalize the individual cell voltages across the battery stack. The BMA7118xB offers an isolated daisy chain interface for communication with the host MCU. The BMA7118xB supports ISO 26262 automotive safety integrity level (ASIL) D system designs and low-cost external BOM.

1.2 Features and benefits

- AEC-Q100 grade 1 qualified: -40 °C to +125 °C ambient temperature range
- ISO 26262 ASIL D support for cell voltage and cell temperature measurements from the host microcontroller (MCU) to the cell
- Cell voltage measurement
 - 8 to 18 cells per device
 - 16-bit resolution and ± 0.8 mV typical measurement accuracy with ultra low long-term drift
 - Clock accurate synchronicity of cell voltage measurements
 - Integrated configurable digital filter
 - Redundant comparisons of primary and secondary cell voltages
 - Supports single ended and differential electrostatic discharge (ESD) capacitor configurations
- External temperature and auxiliary voltage measurements
 - 9 analog inputs configurable as absolute or ratiometric with 5 V input range
 - 16-bit resolution and 0.1 % measurement accuracy
 - Integrated configurable digital filter
- Internal measurement and monitoring
 - Two redundant internal temperature sensors
 - Supply voltages
- Operation modes
 - Active mode (4.5 mA) resulting in 350 mW power consumption due to integrated DC-to-DC converter
 - Sleep mode (45 μ A)
 - Deep sleep mode (4.5 μ A)
 - Cyclic wake-up to monitor the pack and the balancing function during sleep
 - Capability to wake up the host MCU via daisy chain if there is a fault event
 - Alarm output to signal events to the MCU
- Cell voltage balancing
 - 18 internal balancing field effect transistors (FET), up to 150 mA average with 1.5 Ω R_{DSon} per channel



- Support for automatic and simultaneous passive balancing of all channels with automatic odd/even sequence
- Global balancing timeout
- Timer controlled balancing with individual timers with 10 s resolution and up to 45 h duration
- Voltage-controlled balancing with global and individual undervoltage thresholds
- Configurable pulse width modulation (PWM) duty cycle balancing
- Automatic pausing of balancing during measurement with configurable filter settling time
- Configurable delay of the start of balancing after transition to sleep
- Automatic discharge of the battery pack (emergency discharge)
- Host interface supporting isolated daisy chain communication [transformer physical layer 3 (TPL3)]
 - 2 Mbit/s data rate for transport protocol link (TPL) interface
 - 4 Mbit/s data rate for serial peripheral interface (SPI)
- TPL3 daisy chain communication supports
 - Two wire daisy chain with capacitive or inductive isolation
 - Synchronization of the monitoring ICs via the communication
 - Protocol supporting up to six daisy chains and 62 nodes per chain
 - Unique device ID with dynamic addressing

2 Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
BMA7118SB	HLQFP64	plastic, thermal enhanced low profile quad flat package; 64 terminals; 0.50 mm pitch; 10 × 10 × 1.4 mm body	SOT1510-1
BMA7118TB	HLQFP64	plastic, thermal enhanced low profile quad flat package; 64 terminals; 0.50 mm pitch; 10 × 10 × 1.4 mm body	SOT1510-1


2.1 Ordering options

Table 2. Orderable part number

Orderable part number	Description
MBMA7118SB1AE	BMA7118SB; 18 cells analog front end IC with SPI
MBMA7118TB1AE	BMA7118TB; 18 cells analog front end IC with TPL interface

3 Block diagram

Figure 1 shows the general architecture of the BMA7118xB.



aaa-064206

Figure 1. Block diagram of the BMA7118xB

4 Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{BAT}	battery supply voltage	pin VBAT and VBATSW	-0.3	-	+94	V
V _{LX}	voltage on pin LX		-2.0	-	V _{VBATSW} + 0.3	V
V _{I(CTn)}	cell terminal input voltage	pin CTn; n = 0 to 5	-0.3	-	(n + 1) × 5	V
		pin CTn; n = 6 to 15	-0.3	-	n × 6	V
		pin CTn; n = 16 to 18	-0.3	-	+94	V
V _{dif(CT)}	cell terminal input differential voltage	pin CTn to pin CT(n - 1); n = 1 to 18	-5	-	+10	V
I _{I(CTn)}	cell terminal input current	open load detection disabled	-1	-	+1	mA
V _{I(CBn)}	cell balancing input voltage	pin CBn; n = 0 to 5	-0.3	-	(n + 1) × 5	V
		pin CBn; n = 6 to 15	-0.3	-	6 × n	V
		pin CBn; n = 16 to 18	-0.3	-	+94	V
V _{dif(CBn)}	cell balancing differential voltage	pin CBn to pin CB(n - 1); n = 1 to 17	-0.3	-	+12.5	V
		pin CBn to pin CB(n - 1); n = 18	-0.3	-	+10	V
I _{I(bal)}	input current on balancing pins	T _j = -40 °C to +150 °C	-33	-	+230	mA
		T _j = -40 °C to +135 °C	-33	-	+330	mA
V _{VPREHV}	voltage on pin VPREHV		-0.3	-	+9.9	V
V _{VDDA}	voltage on pin VDDA		-0.3	-	+1.65	V
V _{VDDC}	voltage on pin VDDC		-0.3	-	+5.5	V
V _{VAUX}	voltage on pin VAUX		-0.3	-	+5.5	V
V _{GPIOn}	voltage on GPIO pins		-0.3	-	V _{VDDC} + 0.5	V
V _{CITO}	voltage on pin CITO		-0.3	-	V _{VDDC} + 0.5	V
V _{bus(TPL)}	voltage on TPL communication bus pins	pin CSN_RXTXLN, RXTXLP, COTI_RXTXHP, and SCLK_RXTXHN; relative to pin VSSC	-20	-	+20	V
ESD maximum ratings						
V _{ESD1}	electrostatic discharge voltage 1	at any pin; human body model (HBM): according to AEC-Q100-002 (100 pF, 1.5 kΩ)	-2	-	+2	kV

Table 3. Limiting values...continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{ESD2}	electrostatic discharge voltage 2	at pin VBATSW, VBAT, CTn, CBn, CSN_RXTXLN, RXTXLP, COTI_RXTXHP, SCLK_RXTXHN, GPIO _n , VSSD, VDDC, VSSA, VAUX, GNDFLAG; HBM: according to AEC-Q100-002 (100 pF, 1.5 kΩ)	-4	-	+4	kV
V _{ESD3}	electrostatic discharge voltage 3	at all pins; charged device model (CDM): according to AEC-Q100-011 (field induced charge; 4 pF)	-500	-	+500	V
V _{ESD4}	electrostatic discharge voltage 4	at corner pins; CDM: according to AEC-Q100-011 (field induced charge; 4 pF)	-750	-	+750	V
Thermal maximum ratings						
T _j	junction temperature		-40	-	+165	°C
T _{stg}	storage temperature		-55	-	+150	°C
T _{reflow(peak)}	peak reflow temperature	Pin soldering temperature limit is for 30 s maximum duration. Not designed for immersion soldering.	-	-	260	°C

5 Revision history

Table 4. Revision history

Document ID	Release date	Description
BMA7118SB_BMA7118TB_SDS v.1.0	24 June 2024	initial version

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) —

This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information	2	Tab. 3.	Limiting values	4
Tab. 2.	Orderable part number	2	Tab. 4.	Revision history	5

Figures

Fig. 1.	Block diagram of the BMA7118xB	3
---------	--------------------------------------	---

Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
2	Ordering information	2
2.1	Ordering options	2
3	Block diagram	3
4	Limiting values	4
5	Revision history	5
	Legal information	6

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.
