

# Power Amplifier Module for LTE and 5G

The AFSC5G26E39 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

## 2496–2690 MHz

- Typical LTE Performance:  $P_{out} = 8 \text{ W Avg.}$ ,  $V_{DD} = 27 \text{ Vdc}$ ,  $1 \times 20 \text{ MHz LTE}$ , Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. (1)

| Carrier Center Frequency | Gain (dB) | ACPR (dBc) | PAE (%) |
|--------------------------|-----------|------------|---------|
| 2506 MHz                 | 29.2      | -26.5      | 40.4    |
| 2600 MHz                 | 29.6      | -28.0      | 41.8    |
| 2680 MHz                 | 30.2      | -26.4      | 41.5    |


1. All data measured with device soldered in NXP reference circuit.

## Features


- Frequency: 2496–2690 MHz
- Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- Designed for low complexity analog or digital linearization systems

**AFSC5G26E39**


**2496–2690 MHz, 30 dB, 8 W Avg.  
AIRFAST POWER AMPLIFIER  
MODULE**



**10 mm × 6 mm Module**



(Top View)



(Bottom View)

Note: Exposed backside of the package is DC and RF ground.

**Figure 1. Pin Connections**

1.  $V_{DPC2}$  and  $V_{DC2}$  are DC coupled internal to the package and must be powered by a single DC power supply.

**Table 1. Functional Pin Description**

| Pin Number  | Pin Function      | Pin Description               |
|---|-------------------|-------------------------------|
| 1, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 | GND               | Ground                        |
| 2, 12   | N.C.              | No Connection                 |
| 3   | V <sub>DP2</sub>  | Peaking Drain Supply, Stage 2 |
| 4   | V <sub>DP1</sub>  | Peaking Drain Supply, Stage 1 |
| 5   | RF <sub>in</sub>  | RF Input                      |
| 6   | V <sub>GP2</sub>  | Peaking Gate Supply, Stage 2  |
| 7   | V <sub>GP1</sub>  | Peaking Gate Supply, Stage 1  |
| 8   | V <sub>GC1</sub>  | Carrier Gate Supply, Stage 1  |
| 9   | V <sub>GC2</sub>  | Carrier Gate Supply, Stage 2  |
| 10  | V <sub>DC1</sub>  | Carrier Drain Supply, Stage 1 |
| 11  | V <sub>DC2</sub>  | Carrier Drain Supply, Stage 2 |
| 17  | RF <sub>out</sub> | RF Output                     |

**Table 2. Maximum Ratings**

| Rating  | Symbol    | Value       | Unit |
|---|-----------|-------------|------|
| Gate-Bias Voltage Range   | $V_G$     | -0.5 to +10 | Vdc  |
| Operating Voltage Range   | $V_{DD}$  | 24 to 30    | Vdc  |
| Storage Temperature Range   | $T_{stg}$ | -65 to +150 | °C   |
| Case Operating Temperature  | $T_C$     | 125         | °C   |
| Peak Input Power<br>(2600 MHz, Pulsed CW, 10 $\mu$ sec(on), 10% Duty Cycle) | $P_{in}$  | 25          | dBm  |

**Table 3. Lifetime**

| Characteristic   | Symbol | Value | Unit  |
|--|--------|-------|-------|
| Mean Time to Failure<br>Case Temperature 125°C, 8 W Avg., 32 Vdc | MTTF   | > 10  | Years |

**Table 4. ESD Protection Characteristics**

| Test Methodology                      | Class |
|---------------------------------------|-------|
| Human Body Model (per JS-001-2017)    | 1B    |
| Charge Device Model (per JS-002-2014) | C2a   |

**Table 5. Moisture Sensitivity Level**

| Test Methodology                     | Rating | Package Peak Temperature | Unit |
|--------------------------------------|--------|--------------------------|------|
| Per JESD22-A113, IPC/JEDEC J-STD-020 | 3      | 260                      | °C   |

**Table 6. Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

| Characteristic   | Symbol       | Typ | Range     | Unit |
|--|--------------|-----|-----------|------|
| <b>Carrier Stage 1 — On Characteristics</b>  |              |     |           |      |
| Gate Threshold Voltage <sup>(1)</sup><br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 2.4\ \mu\text{Adc}$ )                             | $V_{GS(th)}$ | 1.2 | $\pm 0.4$ | Vdc  |
| Gate Quiescent Voltage<br>( $V_{DS} = 27\text{ Vdc}$ , $I_{DQ1A} = 24\text{ mAdc}$ )   | $V_{GS(Q)}$  | 1.9 | $\pm 0.4$ | Vdc  |
| Fixture Gate Quiescent Voltage<br>( $V_{DD} = 27\text{ Vdc}$ , $I_{DQ1A} = 24\text{ mAdc}$ , Measured in Functional Test)      | $V_{GG(Q)}$  | 4.9 | $\pm 1.4$ | Vdc  |
| <b>Carrier Stage 2 — On Characteristics</b>  |              |     |           |      |
| Gate Threshold Voltage <sup>(1)</sup><br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 19\ \mu\text{Adc}$ )                              | $V_{GS(th)}$ | 1.2 | $\pm 0.4$ | Vdc  |
| Gate Quiescent Voltage<br>( $V_{DS} = 27\text{ Vdc}$ , $I_{DQ2A} = 65\text{ mAdc}$ )   | $V_{GS(Q)}$  | 1.8 | $\pm 0.4$ | Vdc  |
| Fixture Gate Quiescent Voltage<br>( $V_{DD} = 27\text{ Vdc}$ , $I_{DQ2A} = 65\text{ mAdc}$ , Measured in Functional Test)      | $V_{GG(Q)}$  | 2.7 | $\pm 1.2$ | Vdc  |
| <b>Peaking Stage 1 — On Characteristics <sup>(1)</sup></b>   |              |     |           |      |
| Gate Threshold Voltage<br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 4.4\ \mu\text{Adc}$ )  | $V_{GS(th)}$ | 1.2 | $\pm 0.4$ | Vdc  |
| Gate Quiescent Voltage<br>( $V_{DS} = 27\text{ Vdc}$ , $I_{DQ1A} = 0.35\ \mu\text{Adc}$ )                                      | $V_{GS(Q)}$  | 1.4 | $\pm 0.4$ | Vdc  |
| Fixture Gate Quiescent Voltage<br>( $V_{DD} = 27\text{ Vdc}$ , $I_{DQ1A} = 0.35\ \mu\text{Adc}$ , Measured in Functional Test) | $V_{GG(Q)}$  | 1.4 | $\pm 0.4$ | Vdc  |
| <b>Peaking Stage 2 — On Characteristics <sup>(1)</sup></b>   |              |     |           |      |
| Gate Threshold Voltage<br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 41\ \mu\text{Adc}$ )   | $V_{GS(th)}$ | 1.2 | $\pm 0.4$ | Vdc  |
| Gate Quiescent Voltage<br>( $V_{DS} = 27\text{ Vdc}$ , $I_{DQ2A} = 0.35\ \mu\text{Adc}$ )                                      | $V_{GS(Q)}$  | 1.3 | $\pm 0.4$ | Vdc  |
| Fixture Gate Quiescent Voltage<br>( $V_{DD} = 27\text{ Vdc}$ , $I_{DQ2A} = 0.35\ \mu\text{Adc}$ , Measured in Functional Test) | $V_{GG(Q)}$  | 1.3 | $\pm 0.4$ | Vdc  |

1. Each side of device measured separately.

(continued)


**Table 6. Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted) (continued)

| Characteristic   | Symbol                | Min    | Typ        | Max    | Unit  |
|--|-----------------------|--------|------------|--------|-------|
| <b>Functional Tests — 2496 MHz</b> <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Test Fixture, 50 ohm system) $V_{DD} = 27\text{ Vdc}$ , $I_{DQ1A} = 24\text{ mA}$ , $I_{DQ2A} = 65\text{ mA}$ , $V_{GS1B} = (V_t - 0.12)\text{ Vdc}$ , $V_{GS2B} = (V_t - 0.25)\text{ Vdc}$ , $P_{out} = 8\text{ W Avg.}$ , 1-tone CW, $f = 2496\text{ MHz}$ . |                       |        |            |        |       |
| Gain   | G                     | 27.0   | 28.2       | —      | dB    |
| Drain Efficiency   | $\eta_D$              | 38.0   | 45.5       | —      | %     |
| $P_{out}$ @ 3 dB Compression Point   | P3dB                  | 47.2   | 48.0       | —      | dBm   |
| <b>Functional Tests — 2690 MHz</b> <sup>(1)</sup> (In NXP Doherty Production ATE <sup>(2)</sup> Test Fixture, 50 ohm system) $V_{DD} = 27\text{ Vdc}$ , $I_{DQ1A} = 24\text{ mA}$ , $I_{DQ2A} = 65\text{ mA}$ , $V_{GS1B} = (V_t - 0.12)\text{ Vdc}$ , $V_{GS2B} = (V_t - 0.25)\text{ Vdc}$ , $P_{out} = 8\text{ W Avg.}$ , 1-tone CW, $f = 2690\text{ MHz}$ . |                       |        |            |        |       |
| Gain   | G                     | 26.5   | 28.0       | —      | dB    |
| Drain Efficiency   | $\eta_D$              | 36.0   | 41.9       | —      | %     |
| $P_{out}$ @ 3 dB Compression Point   | P3dB                  | 46.0   | 46.8       | —      | dBm   |
| <b>Wideband Ruggedness</b> <sup>(3)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $I_{DQ1A} = 23.5\text{ mA}$ , $I_{DQ2A} = 64.5\text{ mA}$ , $V_{GSP1} = 1.4\text{ Vdc}$ , $V_{GSP2} = 1.25\text{ Vdc}$ , $f = 2600\text{ MHz}$ , Additive White Gaussian Noise (AWGN) with 10 dB PAR  |                       |        |            |        |       |
| ISBW of 400 MHz at 27 Vdc, 3 dB Input Overdrive from 8 W Avg. Modulated Output Power   | No Device Degradation |        |            |        |       |
| <b>Typical Performance</b> <sup>(3)</sup> (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) $V_{DD} = 27\text{ Vdc}$ , $I_{DQ1A} = 23.5\text{ mA}$ , $I_{DQ2A} = 64.5\text{ mA}$ , $V_{GSP1} = 1.4\text{ Vdc}$ , $V_{GSP2} = 1.25\text{ Vdc}$ , $P_{out} = 8\text{ W Avg.}$ , 2600 MHz  |                       |        |            |        |       |
| VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)   | VBW <sub>res</sub>    | —      | 100        | —      | MHz   |
| Quiescent Current Accuracy over Temperature <sup>(4)</sup><br>with 2.2 k $\Omega$ Gate Feed Resistors (–40 to 85°C) Stage 1<br>with 2.2 k $\Omega$ Gate Feed Resistors (–40 to 85°C) Stage 2   | $\Delta I_{QT}$       | —<br>— | 1.2<br>8.6 | —<br>— | %     |
| <b>1-carrier 20 MHz LTE, 8 dB Input Signal PAR</b>   |                       |        |            |        |       |
| Gain   | G                     | —      | 29.6       | —      | dB    |
| Power Added Efficiency   | PAE                   | —      | 41.8       | —      | %     |
| Adjacent Channel Power Ratio   | ACPR                  | —      | –28.0      | —      | dBc   |
| Adjacent Channel Power Ratio   | ALT1                  | —      | –42.1      | —      | dBc   |
| Adjacent Channel Power Ratio   | ALT2                  | —      | –51.0      | —      | dBc   |
| Gain Flatness <sup>(5)</sup>   | $G_F$                 | —      | $\pm 0.5$  | —      | dB    |
| <b>Fast CW, 27 ms Sweep</b>  |                       |        |            |        |       |
| $P_{out}$ @ 3 dB Compression Point   | P3dB                  | —      | 47.1       | —      | dBm   |
| AM/PM @ P3dB   | $\Phi$                | —      | –30        | —      | °     |
| Gain Variation @ Avg. Power over Temperature (–40°C to +105°C)   | $\Delta G$            | —      | 0.045      | —      | dB/°C |
| P3dB Variation over Temperature (–40°C to +105°C)  | $\Delta P3dB$         | —      | 0.03       | —      | dB/°C |

**Table 7. Ordering Information**

| Device        | Tape and Reel Information                              | Package             |
|---------------|--|---------------------|
| AFSC5G26E39T2 | T2 Suffix = 2000 Units, 24 mm Tape Width, 13-inch Reel | 10 mm x 6 mm Module |

- Part input and output matched to 50 ohms.
- ATE is a socketed test environment.
- All data measured in fixture with device soldered in NXP reference circuit.
- Refer to AN1977, *Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family*, and to AN1987, *Quiescent Current Control for the RF Integrated Circuit Device Family*. Go to <http://www.nxp.com/RF> and search for AN1977 or AN1987.
- Gain flatness =  $\text{Max}(G(f_{Low} \text{ to } f_{High})) - \text{Min}(G(f_{Low} \text{ to } f_{High}))$



aaa-036450

Figure 2. AFSC5G26E39 Reference Circuit Component Layout

Table 8. AFSC5G26E39 Reference Circuit Component Designations and Values

| Part             | Description                                 | Part Number       | Manufacturer |
|------------------|---|-------------------|--------------|
| B1, B2           | 30 $\Omega$ Ferrite Bead                    | BLM15PD300SN1     | Murata       |
| C1, C14          | 10 $\mu$ F Chip Capacitor                   | CL31A106KBHNNNE   | Samsung      |
| C3, C4, C10, C13 | 1 $\mu$ F Chip Capacitor                    | 06035D105KAT2A    | AVX          |
| C6, C15, C17     | 0.1 $\mu$ F Chip Capacitor                  | GRM155R61H104KE14 | Murata       |
| Q1               | Power Amplifier Module                      | AFSC5G26E39       | NXP          |
| R1, R4           | 5.1 $\Omega$ , 1/10 W Chip Resistor         | ERJ-2GEJ5R1X      | Panasonic    |
| R5, R6, R7, R8   | 2.2 k $\Omega$ , 1/20 W Chip Resistor       | ERJ-1GNJ222C      | Panasonic    |
| PCB              | Rogers RO4350B, 0.020", $\epsilon_r = 3.66$ | D98121            | MTL          |

Note: Component numbers C2, C5, C7, C8, C9, C11, C12, C16, R2 and R3 are intentionally omitted.





**Figure 3. Product Marking**



# PACKAGE DIMENSIONS

H-PLGA-27 I/O  
10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2




© NXP B.V. ALL RIGHTS RESERVED


DATE: 26 SEP 2019

|  |                        |                                |                |                 |
|--|------------------------|--------------------------------|----------------|-----------------|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>NON-JEDEC | DRAWING NUMBER:<br>98ASA01540D | REVISION:<br>0 | PAGE:<br>1 OF 6 |
|--|------------------------|--------------------------------|----------------|-----------------|

AFSC5G26E39



VIEW D-D  
 (BOTTOM VIEW)




SECTION E-E △5

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

|  |                        |                                |                |            |
|--|------------------------|--------------------------------|----------------|------------|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>NON-JEDEC | DRAWING NUMBER:<br>98ASA01540D | REVISION:<br>0 | PAGE:<br>2 |
|--|------------------------|--------------------------------|----------------|------------|



### PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN


THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

|  |                        |                                |                |            |
|--|------------------------|--------------------------------|----------------|------------|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>NON-JEDEC | DRAWING NUMBER:<br>98ASA01540D | REVISION:<br>0 | PAGE:<br>3 |
|--|------------------------|--------------------------------|----------------|------------|

AFSC5G26E39




### PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

|  |                        |                                |                |            |
|--|------------------------|--------------------------------|----------------|------------|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>NON-JEDEC | DRAWING NUMBER:<br>98ASA01540D | REVISION:<br>0 | PAGE:<br>4 |
|--|------------------------|--------------------------------|----------------|------------|



RECOMMENDED STENCIL THICKNESS 0.125

### PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

|  |                        |                                |                |            |
|--|------------------------|--------------------------------|----------------|------------|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>NON-JEDEC | DRAWING NUMBER:<br>98ASA01540D | REVISION:<br>0 | PAGE:<br>5 |
|--|------------------------|--------------------------------|----------------|------------|

AFSC5G26E39

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. DIMENSION APPLIES TO ALL LEADS AND FLAG.

5. THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

|  |                        |                                |                |            |
|--|------------------------|--------------------------------|----------------|------------|
| MECHANICAL OUTLINE<br>PRINT VERSION NOT TO SCALE | STANDARD:<br>NON-JEDEC | DRAWING NUMBER:<br>98ASA01540D | REVISION:<br>0 | PAGE:<br>6 |
|--|------------------------|--------------------------------|----------------|------------|

## PRODUCT DOCUMENTATION AND TOOLS

Refer to the following resources to aid your design process.

### Application Notes

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

### Development Tools

- Printed Circuit Boards

## FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

## REVISION HISTORY

The following table summarizes revisions to this document.

| Revision | Date       | Description  |
|----------|------------|--|
| 0        | Feb. 2020  | <ul style="list-style-type: none"><li>• Initial release of data sheet</li></ul>  |
| 1        | Sept. 2020 | <ul style="list-style-type: none"><li>• Table 8, Test Circuit Component Designations and Values: updated R5, R6, R7, R8 part number ERJ-1GEJ222C (discontinued) to ERJ-1GNJ222C (replacement component), p. 7</li><li>• General updates made to align data sheet to current standard</li></ul> |

## ***How to Reach Us:***

**Home Page:**  
nxp.com

**Web Support:**  
nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, Freescale, the Freescale logo, and Airfast are trademarks of NXP B.V. All other product or service names are the property of their respective owners.  
© 2020 NXP B.V.