

# AN14993

## Continuous SRAM Address Usage on MCX A343 and MCX A344

Rev. 1.0 — 23 April 2026

Application note

### Document information

Information	Content
Keywords	AN14993, MCX, MCX A, MCX A343, MCX A344, SRAM address usage
Abstract	This application note explains the memory architecture, alias mechanism, REMAP behavior, available continuous address range, and provides step-by-step linker configuration examples for MCUXpresso (VS Code and IDE), IAR, and Keil.



## 1 Introduction

MCX A343 and MCX A344 devices support a continuous Static Random-Access Memory (SRAM) address space by using the SRAM X0 alias region. This feature enables multiple physically separated SRAM banks to appear as one linear memory region on the system bus, simplifying Direct Memory Access (DMA) operations and supporting applications that require large contiguous memory buffers, such as graphics or audio processing.

This application note explains the memory architecture, alias mechanism, REMAP behavior, available continuous address range, and provides step-by-step linker configuration examples for MCUXpresso (VS Code and IDE), IAR, and Keil.

## 2 Memory

The MCX A series introduces a configurable continuous SRAM address space using the SRAM X0 alias region. Major advantages include:

- A single linear System RAM region simplifies buffer allocation.
- DMA engines benefit from continuous address mapping without manually breaking transfers by bank.
- Suitable for larger composite memory needs, such as graphics frame buffers or AI preprocessing buffers.

**Note:** SRAM X0 alias does not provide more physical RAM. It maps to the same physical SRAM X0 (8 kB). Reading/writing to the alias region are equivalent to accesses on 0x0400\_0000-0x0400\_1FFF.

### 2.1 Memory map

[Table 1](#) describes the memory map of MCX A344, which can be found in the attachment of Reference Manual.

For MCX A344, the address of SRAM X0 alias follows the end of SRAM C0, which offers a continuous address space with SRAM A0, A1, B0, C0, 58 kB SRAM in total with continuous address.

**Table 1. MCX A344 memory map**

Start address (hex)	End address (hex)	Size (kB)	Description
Code bus memory			
04000000	04001FFF	8	SRAM X0 (Slave Port 0)
04002000	04003FFF	8	SRAM X1 (Slave Port 0)
System RAM			
20000000	20001FFF	8	SRAM A0 (Slave Port 3)
20002000	20003FFF	8	SRAM A1 (Slave Port 3)
20004000	20007FFF	16	SRAM B0 (Slave Port 4), only applied to MCX A344
20008000	2000BFFF	16	SRAM C0 (Slave Port 5), only applied to MCX A344
<b>2000C000</b>	<b>2000DFFF</b>	<b>8</b>	<b>SRAM X0 alias, only applied to MCX A344</b>

[Table 2](#) describes the memory map of the MCX A343, which can be found in the attachment of Reference Manual.

For MCX A343, the address of SRAM X0 alias follows the end of SRAM B0, which offers a continuous address space with SRAM A0, A1, B0 (8 kB), 32 kB SRAM in total with continuous address.

Table 2. MCX A343 memory map

Start address (hex)	End address (hex)	Size (kB)	Description
Code bus memory			
04000000	04001FFF	8	SRAM X0 (Slave Port 0)
04002000	04003FFF	8	SRAM X1 (Slave Port 0)
System RAM			
20000000	20001FFF	8	SRAM A0 (Slave Port 3)
20002000	20003FFF	8	SRAM A1 (Slave Port 3)
20004000	20005FFF	8	SRAM B0 (Slave Port 4), only applied to MCX A343
<b>20006000</b>	<b>20007FFF</b>	<b>8</b>	<b>SRAM X0 alias, only applied to MCX A343</b>

## 2.2 Memory architecture

Figure 1 describes the memory architecture of MCX A343 and MCX A344.




Figure 1. Memory architecture

The SRAM X0 alias region is set as Alias mode to DMA0 and CPU0\_SBUS by default (AHB Matrix Remap Control -REMAP register value is 0x01000104 after boot-up). The Cortex-M33 system bus and DMA can access up to 32 kB (MCX A343) or 58 kB (MCX A344) continuous address. MCX A343 and MCX A344 enable the remap bit. Both SRAM X0 (0x04000000-0x04001FFF) and SRAM X0 alias (MCX A343: 0x20006000-0x20007FFF or MCX A344: 0x2000C000-0x2000DFFF) region can be accessed. When accessing the SRAM X0 alias address, the SRAM X0 alias address is translated into the corresponding SRAM X0 address, and then the SRAM X0 is accessed.

To use SRAM X0 only through the code bus (0x04000000 to 0x04001FFF), disable the corresponding CPU0\_SBUS, DMA, and SmartDMA bits of the AHB Matrix Remap Control (Remap) register in System Control

(SYSCON) module (set with 00b). For example, define SRAM X0 to Cortex-M33's code bus access only to get a better CPU performance.

**Note:** Cortex-M33 accesses SRAM X0 alias region through the system bus, while accesses SRAM X0 region through the code bus.

### 3 SRAM X0 alias usage

Unlike the MCX A13x/14x/15x, there are no usage limitations on MCX A343 and MCX A344.

The following are the detailed steps of using SRAM X0 alias to the system bus with different IDEs.

#### 3.1 MCUXpresso for Visual Studio Code

This section introduces how to modify the project code to implement continuous SRAM address in MCUXpresso IDE.

- For MCX A344, as shown in [Figure 2](#):
  1. Modify the size of SRAM to include the SRAM X0 alias region.
  2. Modify the location and size of SRAMX to reserve SRAM X0 region to ensure the data security.
  3. Change the SRAM size from 0x0C000 to 0xE000, including the SRAM X0 alias region.
  4. Remove the SRAM X0 region, which has been merged into the unified SRAM address space.




Figure 2. MCX A344 SRAM settings in MCUXpresso for VSC

- For MCX A343, as shown in [Figure 3](#):
  1. Modify the size of SRAM to include the SRAM X0 alias region.
  2. Modify the location and size of SRAMX to reserve SRAM X0 region to ensure the data security.
  3. Increase the SRAM size from 0x6000 (or 0x4000) to 0x8000 by including the SRAM X0 alias region.
  4. Remove the SRAMX0 region, which has been merged into the unified SRAM address space.




Figure 3. MCX A343 SRAM settings in MCUXpresso for VSC

### 3.2 MCUXpresso IDE

This section introduces how to modify the project code to implement continuous SRAM address in MCUXpresso IDE.

- For MCX A344, as shown in [Figure 4](#):
  1. Modify the size of SRAM to include the SRAM X0 alias region.
  2. Modify the location and size of SRAMX to reserve SRAM X0 region to ensure the data security.
  3. Change the SRAM size from 0xC000 to 0xE000, including the SRAM X0 alias region.
  4. Remove the SRAMX0 region, which has been merged into the unified SRAM address space.
  5. Remove the SRAMX1 region, as it is reserved for LPCAC by default.




Figure 4. MCX A344 SRAM settings in MCUXpresso IDE

- For MCX A343, as shown in Figure 5:
  1. Modify the size of SRAM to include the SRAM X0 alias region.
  2. Modify the location and size of SRAMX to reserve SRAM X0 region to ensure the data security.
  3. Change the SRAM size from 0x6000 (or 0x4000) to 0x8000, including the SRAM X0 alias region.
  4. Remove the SRAMX0 region, which has been merged into the unified SRAM address space.
  5. Remove the SRAMX1 region, as it is reserved for LPCAC by default.




Figure 5. MCX A343 SRAM settings in MCUXpresso IDE

### 3.3 IAR IDE

This section introduces how to modify the project code to implement continuous SRAM address in IAR IDE.

- For MCX A344, as shown in [Figure 6](#):
  1. Modify the `m_data_end` to include the SRAM X0 alias region.
  2. Modify the `DATA_region` to reserve SRAM X0 region to ensure the data security.
  3. Change `m_data_end` value from `0x2000BFFF` to `0x2000DFFF`, included the SRAM X0 alias region.
  4. Comment out `m_sramx0_start` and `m_sramx0_end`, as SRAMX0 acts as an alias region.
  5. Add “,” after defining the region `DATA_region` and comment out the `| mem:[from m_sramx0_start to m_sramx0_end]`;




Figure 6. MCX A344 SRAM settings in IAR IDE’s linker file

- For MCX A343, as shown in [Figure 7](#):
  1. Modify the `m_data_end` to include the SRAM X0 alias region.
  2. Modify the `DATA_region` to reserve SRAM X0 region to ensure the data security.
  3. Change the `m_data_end` value from `0x20005FFF` (or `0x20003FFF`) to `0x20007FFF`, including the SRAM X0 alias region.
  4. Comment out `m_sramx0_start` and `m_sramx0_end` as SRAMX0 acts as an alias region.
  5. Add ; after defining the region `DATA_region` and comment out the `| mem:[from m_sramx0_start to m_sramx0_end]`;




Figure 7. MCX A343 SRAM settings in IAR IDE’s linker file

### 3.4 KEIL IDE

This section introduces how to modify the project code to implement continuous SRAM address in Keil IDE. The steps are described below:

- For MCX A344, as shown in [Figure 8](#):
  1. Modify the `m_data_size` to include the SRAM X0 alias region.
  2. Configure the scatter (`*.scf`) file of the project.
  3. Update `m_data_size` from `0x0000C000` to `0x0000E000`.
  4. Comment out `m_sramx0_start` and `m_sramx0_size` at SRAMX0 act as alias region.




Figure 8. MCX A344 SRAM settings in KEIL's linker file

- For MCX A343, as shown in [Figure 9](#):
  1. Modify the m\_data\_size to include the SRAM X0 alias region.
  2. Configure the scatter (\*.sct) file of the project.
  3. Update m\_data\_size from 0x00006000 (or 0x00004000) to 0x00008000.
  4. Comment out m\_sramx0\_start and m\_sramx0\_size at SRAMX0 act as alias region.




Figure 9. MCX A343 SRAM settings in KEIL's linker file

## 4 Summary

This application note introduces how to configure and use the SRAM X0 alias to form a continuous SRAM address and provides a demo to validate the feasibility of a continuous SRAM address.

## 5 References

The following are some additional documents that you can refer to for more information on the MCX A343 and A344 devices:

- *MCX A343 and A344 Data Sheet* (document [MCXAP100M180F40](#))
- *MCX A343 and A344 Reference Manual* (document [MCXAP100M180F40RM](#))
- *FRDM-MCXA344 Board User Manual* (document [UM12441UM12441](#))
- *Continuous SRAM Address Usage on MCX A15x* (document [AN14377](#))

## 6 Acronyms

Table 3 lists the acronyms used in this document.

Table 3. Acronyms

Acronym	Description
ADC	Analog-to-Digital Converter
AOI	AND/OR/INVERT
BGA	Ball grid array
CAN	Controller Area Network
CMC	Core Mode Controller

Table 3. Acronyms...continued

Acronym	Description
DAC	Digital-to-Analog Converter
DMA	Direct memory access
DVFS	Dynamic voltage and frequency scaling
DWT	Data Watchpoint and Trace
ECC	Error correction code
EIM	Error Injection Module
EMC	Electromagnetic compatibility
ERM	Error recording module
ESD	Electrostatic discharge
FD	Flexible data rate
FlexCAN	Flexible Data Rate Controller Area Network
FlexIO	Flexible Input/Output
FlexPWM	Flexible Pulse Width Modulator
FMC	Flash Memory Controller
FMU	Flash Memory Module
FS	Full speed
GPIO	General-purpose input/output
HVD	High-Voltage Detect
HVQFN	Heat sink, very thin, quad flat package, non-leaded
I/O	Input/output
I <sup>2</sup> C	Inter-Integrated Circuit
I3C	Improved Inter-Integrated Circuit
ISP	In-system programming
ITM	Instruction Trace Macro cell
JTAG	Joint Test Action Group
LCD	Liquid-crystal display
LFBGA	Low-profile, fine pitch, ball grid array
LPCAC	Low-Power Cache Controller
LPI2C	Low-Power Inter-Integrated Circuit
LPSPi	Low-Power Serial Peripheral Interface
LPUART	Low-Power Universal Asynchronous Receiver/Transmitter
LQFP	Low-profile, quad flat package
LVD	Low-Voltage Detect
MBC	Memory Block Checker
MCU	Microcontroller unit
OpAmp	Operational amplifier

Table 3. Acronyms...continued

Acronym	Description
OS	Operating system
QDC	Quadrature Decoder
QFN	Quad flat package, non-leaded
QFP	Quad flat package
RAM	Random-access memory
SOSC	System oscillator
SPC	System Power Control
SRAM	Static random-access memory
SWD	Serial wire debug
SWO	Serial wire debug trace data output
TCM	Tightly coupled memory
TDI	Test data input
TDO	Test data output
TMS	Test mode select
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
VFPGA	Very thin, fine pitch, ball grid array
WUU	Wake-Up Unit

## 7 Note about the source code in the document

The example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2026 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials must be provided with the distribution.
3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

## 8 Revision history

[Table 4](#) summarizes the revisions to this document.

**Table 4. Revision history**

Document ID	Release date	Description
AN14993 v.1.0	23 April 2026	Initial public release

## Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

### Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile** — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

**IAR** — is a trademark of IAR Systems AB.

**Microsoft, Azure, and ThreadX** — are trademarks of the Microsoft group of companies.

**Tables**

Tab. 1.	MCX A344 memory map .....	2	Tab. 3.	Acronyms .....	10
Tab. 2.	MCX A343 memory map .....	3	Tab. 4.	Revision history .....	13

**Figures**

Fig. 1.	Memory architecture .....	3	Fig. 6.	MCX A344 SRAM settings in IAR IDE's linker file .....	7
Fig. 2.	MCX A344 SRAM settings in MCUXpresso for VSC .....	4	Fig. 7.	MCX A343 SRAM settings in IAR IDE's linker file .....	8
Fig. 3.	MCX A343 SRAM settings in MCUXpresso for VSC .....	5	Fig. 8.	MCX A344 SRAM settings in KEIL's linker file .....	9
Fig. 4.	MCX A344 SRAM settings in MCUXpresso IDE .....	6	Fig. 9.	MCX A343 SRAM settings in KEIL's linker file .....	10
Fig. 5.	MCX A343 SRAM settings in MCUXpresso IDE .....	6			

## Contents

---

<b>1</b>	<b>Introduction .....</b>	<b>2</b>
<b>2</b>	<b>Memory .....</b>	<b>2</b>
2.1	Memory map .....	2
2.2	Memory architecture .....	3
<b>3</b>	<b>SRAM X0 alias usage .....</b>	<b>4</b>
3.1	MCUXpresso for Visual Studio Code .....	4
3.2	MCUXpresso IDE .....	5
3.3	IAR IDE .....	7
3.4	KEIL IDE .....	8
<b>4</b>	<b>Summary .....</b>	<b>10</b>
<b>5</b>	<b>References .....</b>	<b>10</b>
<b>6</b>	<b>Acronyms .....</b>	<b>10</b>
<b>7</b>	<b>Note about the source code in the document .....</b>	<b>12</b>
<b>8</b>	<b>Revision history .....</b>	<b>13</b>
	<b>Legal information .....</b>	<b>14</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---