

AN14682

OPAMP Usage on MCX A3xx

Rev. 1.0 — 16 July 2025

Application note

Document information

Information	Content
Keywords	AN14682, operational amplifier, MCX A3xx
Abstract	This application note describes fundamental of OPAMP and how to use the MCX A3xx OPAMP.



1 Introduction

The operational amplifier (OPAMP) is an analog peripheral. As suggested by its name, an OPAMP is commonly used for signal amplification and it can be configured in various modes. An ideal operational amplifier has infinite input impedance and nearly zero output impedance. This characteristic allows the OPAMP to be used as a voltage follower, connecting the OPAMP output directly to the input of an analog-to-digital converter (ADC). This configuration helps minimize the impact of the ADC's input impedance on signal sampling. Also, the OPAMP can perform inverting, non-inverting, and differential amplification functions. [Figure 1](#) illustrates the block diagram of an OPAMP.

In MCX A3xx series MCU, it integrated four OPAMPs without internal gain. The GBW of MCX A3xx OPAMP is 4 MHz.




Figure 1. Block diagram of OPAMP

1.1 Difference between ideal and real OPAMP

While it is assumed that an OPAMP is ideal, however, in reality, no OPAMP is truly ideal. The A_{ol} shown in [Figure 1](#) is the DC open-loop voltage gain of OPAMP. In an ideal state, the A_{ol} must be infinite.

[Figure 2](#) illustrates an inverting amplifier circuit. Based on the OPAMP principle, the resulting equation is shown as [Equation \(1\)](#):

$$V_{inn} = V_{inp} \quad (1)$$

[Equation \(2\)](#) is derived as follows:

$$V_{inn} = V_{out} \times \frac{R_1}{R_1 + R_2} + V_{INN} \times \frac{R_2}{R_1 + R_2} \quad (2)$$

If V_{INN} is connected to GND, the V_{inn} is shown in [Equation \(3\)](#):

$$V_{inn} = V_{out} \times \frac{R_1}{R_1 + R_2} \quad (3)$$

From [Equation \(1\)](#) and [Equation \(2\)](#), derive [Equation \(4\)](#) and [Equation \(5\)](#) as follows:

$$V_{inp} = V_{out} \times \frac{R_1}{R_1 + R_2} \quad (4)$$

$$\frac{V_{out}}{V_{inp}} = \frac{1}{\frac{R_1}{R_1 + R_2}} \quad (5)$$

Equation (5) is based on an ideal OPAMP, however, in reality, no OPAMP is truly ideal. Therefore, consider the A_{vol} in Equation (6):

$$\frac{V_{out}}{V_{inp}} = \frac{1}{\frac{R_1}{R_1 + R_2} + \frac{1}{A_{ol}}} \quad (6)$$

Equation (6) shows that the A_{vol} affects the precision of OPAMP gain. This value is 95 dB in the MCX A3xx OPAMP data sheet. Change the unit dB to V/V and use Equation (7) when A_{dol} is equal to 95 dB:

$$A_{dol} = 20 \times \log(A_{ol}) \quad (7)$$

The A_{ol} must be equal to 56234 V/V.

In Equation (6), if R_1 and R_2 are set to 10 kΩ, the ideal gain is 2. When A_{vol} is considered, the actual gain is 1.999929. Most OPAMP data sheet provides this parameter.




Figure 2. Non-inverting amplify circuit of OPAMP

2 OPAMP use case

As mentioned before, the OPAMP can be used in many different functions. This chapter introduces some use cases for OPAMP.

2.1 Voltage follower

Figure 3 shows the voltage follower circuit for OPAMP. In this OPAMP use case, the input signal is connected to V_{inp} , and the relationship between V_{inp} and V_{out} is shown in Equation (8):

$$V_{out} = V_{inp} \quad (8)$$




Figure 3. Voltage follower circuit of OPAMP

The voltage follower circuit is commonly used in ADC sample circuit to decrease the ADC input impedance influence.

CAUTION: The MCX A3xx OPAMP IP is not rail to rail input. The voltage range in INN and INP, which is called input common mode voltage range, is $0 \sim V_{DDANA} - 1 \text{ V}$. The output voltage is nearly rail to rail and its range is $0.15 \text{ V} \sim V_{DDANA} - 0.15 \text{ V}$.

2.2 Inverting amplify

Figure 4 shows the inverting amplify circuit for OPAMP. Based on the principle of OPAMP, Equation (9) is derived as follows:

$$V_{inn} = V_{inp} \quad (9)$$

Equation (10) is derived as follows:

$$V_{inp} = V_{out} \times \frac{R_1}{R_1 + R_2} + V_{INN} \times \frac{R_2}{R_1 + R_2} \quad (10)$$

If we connect V_{inp} to GND, the V_{inp} is shown in Equation (11):

$$0 = V_{out} \times \frac{R_1}{R_1 + R_2} + V_{INN} \times \frac{R_2}{R_1 + R_2} \quad (11)$$

From Equation (11), derive Equation (12) and Equation (13) as follows:

$$V_{out} \times \frac{R_1}{R_1 + R_2} = -V_{INN} \times \frac{R_2}{R_1 + R_2} \quad (12)$$

$$\frac{V_{out}}{V_{inn}} = -\frac{R_2}{R_1} \quad (13)$$




Figure 4. Inverting amplify circuit of OPAMP

2.3 Non-inverting amplify

For non-inverting amplifier circuit of the OPAMP, [Section 1.1 "Difference between ideal and real OPAMP"](#) provides the calculation process.

2.4 Differential amplify

[Figure 2](#) shows Differential amplify circuit for OPAMP. Based on the principle of OPAMP, the resulting equation is shown as [Equation \(14\)](#):

$$V_{inn} = V_{inp} \quad (14)$$

Also, derive [Equation \(15\)](#) and [Equation \(16\)](#) as follows:

$$V_{inn} = V_{out} \times \frac{R_1}{R_1 + R_2} + V_{INN} \times \frac{R_2}{R_1 + R_2} \quad (15)$$

$$V_{inp} = V_{offset} \times \frac{R_3}{R_3 + R_4} + V_{INP} \times \frac{R_4}{R_3 + R_4} \quad (16)$$

From [Equation \(14\)](#), [Equation \(15\)](#), and [Equation \(16\)](#), derive [Equation \(17\)](#), and [Equation \(18\)](#) as follows:

$$V_{out} \times \frac{R_1}{R_1 + R_2} + V_{INN} \times \frac{R_2}{R_1 + R_2} = V_{offset} \times \frac{R_3}{R_3 + R_4} + V_{INP} \times \frac{R_4}{R_3 + R_4} \quad (17)$$

$$V_{out} = \frac{R_1 + R_2}{R_1} \times \left(V_{offset} \times \frac{R_3}{R_3 + R_4} + V_{INP} \times \frac{R_4}{R_3 + R_4} - V_{INN} \times \frac{R_2}{R_1 + R_2} \right) \quad (18)$$

Now, [Equation \(19\)](#) shows the differential amplifier algorithm:

$$V_{out} = V_{offset} \times \frac{R_3 \times (R_1 + R_2)}{R_1 \times (R_3 + R_4)} + V_{INP} \times \frac{R_4 \times (R_1 + R_2)}{R_1 \times (R_3 + R_4)} - V_{INN} \times \frac{R_2}{R_1} \quad (19)$$




Figure 5. Differential amplify circuit of OPAMP

2.5 Voltage add circuit

Figure 6 shows the voltage add circuit of OPAMP. Based on the principle of OPAMP, Equation (20) is derived as follows:

$$V_{inn} = V_{inp} \quad (20)$$

Also, derive Equation (21) as follows:

$$V_{out} = -R_2 \times \left(\frac{1}{R_1} \times V_{IN1} + \frac{1}{R_3} \times V_{IN2} \right) \quad (21)$$




Figure 6. Voltage add circuit of OPAMP

2.6 Integral circuit

Figure 7 shows the integral circuit of OPAMP. Based on the principle of OPAMP, derive Equation (22) as follows:

$$V_{inn} = V_{inp} \quad (22)$$

Equation (23) is derived as follows:

$$V_{out} = -\frac{1}{C} \times \int \frac{V_{INN}}{R} dt \quad (23)$$

From Equation (23), derive Equation (24) as follows:

$$V_{out} = -\frac{1}{RC} \times \int_{t_0}^{t_1} \frac{V_{INN}}{R} dt + V_{out}(t_0) \quad (24)$$

To avoid the potential imbalance of OPAMP, when using OPAMP as an integral function, use the circuit shown in Figure 8.




Figure 7. Integral circuit of OPAMP




Figure 8. Stable integral circuit of OPAMP

2.7 Single to different OPAMP circuit

Figure 9 shows a circuit, which uses two OPAMPs to achieve single end input to differential output. Based on the principle of OPAMP, derive Equation (25) and Equation (26) as follows:

$$V_{inn1} = V_{inp1} \quad (25)$$

$$V_p = V_{in} \quad (26)$$

Also, derive Equation (27) and Equation (28) as follows:

$$V_{inn1} = V_n \times \frac{R_1}{R_1 + R_2} + V_{in} \times \frac{R_2}{R_1 + R_2} \quad (27)$$

$$V_{inp1} = V_{cm} \quad (28)$$

From Equation (27) and Equation (28), derive Equation (29) and Equation (30) as follows:

$$V_{cm} = V_n \times \frac{R_1}{R_1 + R_2} + V_{in} \times \frac{R_2}{R_1 + R_2} \quad (29)$$

$$V_n = V_{cm} \times \frac{R_1 + R_2}{R_1} - V_{in} \times \frac{R_2}{R_1} \quad (30)$$

If $R_1 = R_2$ and V_{cm} is connected to GND, Equation (31) and Equation (32) are derived as follows:

$$V_n = -V_{in} \quad (31)$$

$$V_p = -V_n \quad (32)$$

Therefore, from the circuit shown in Figure 9, the single signal V_{in} can be transferred to differential signals V_p and V_n . The V_p and V_n can be used as the differential ADC inputs.




Figure 9. Single end to differential circuit

3 MCX A3xx OPAMP usage

Figure 10 shows the block diagram of MCX A3xx OPAMP typical use case.

MCX A3xx OPAMP integrates compensation capacitors to accommodate different gain values. The OPAMP_CTRL[OPA_CC_SEL] register is used to configure these different gains. Also, the configuration of the compensation capacitors ensures that the GBW of the OPAMP is maintained at 4 MHz.




Figure 10. MCX A3xx OPAMP block diagram

Table 1 lists some key parameters of the MCX A3xx OPAMP.

Table 1. MCX A3xx OPAMP parameter

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{cm}	Input common mode voltage range		0		$V_{VDDA} - 1$	V
V_{out}	Output voltage range		0.15		$V_{VDDA} - 0.15$	V
V_{os}	Input offset voltage		-7	0	7	mV
CMRR	Input common mode rejection ratio			80		dB
PSRR	Power supply rejection ratio			80		dB
UGB	Unity gain bandwidth	cc config = 2'b00, gain = 2		8		MHz
		cc config = 2'b01, gain = 4		16		MHz
		cc config = 2'b10, gain = 8		32		MHz
		cc config = 2'b11, gain = 16		64		MHz
A_v	DC open-loop voltage gain			95		dB
PM	Phase margin			60		deg
T_{settle}	Settling time			450		ns
SR	Slew rate	$C_{load} = 20$ pF		10		V/us
V_n	Voltage noise density @ 1 kHz	Gain = 1		150		nv/sqrtHz
Z_{out}	Closed-loop output impedance	cc config = 2'b00, f = 200 kHz		1.703		Ω
		cc config = 2'b01, f = 200 kHz		14.72		Ω
		cc config = 2'b00, f = 1 MHz		8.514		Ω
		cc config = 2'b01, f = 1 MHz		73.47		Ω

CAUTION: Due to the limitations of the MCX A3xx OPAMP instructor, the parasitic capacitance at the OPAMP_OUT pin must be under 2 pF in voltage follower mode.

If the parasitic capacitance value exceeds 2 pF, add a 3 k Ω resistor between the OPAMP_OUT pin and GND. For detailed connection, refer to [Figure 10](#). When using the circuit shown in [Figure 11](#), the parasitic capacitance value can be up to 10 pF. Also, set the OPAMP_CTRL[OPA_CC_SEL] register to 01 to enhance the stability of the OPAMP.




Figure 11. MCX A3xx OPAMP voltage follower circuit

4 Revision history

[Table 2](#) summarizes revisions to this document.

Table 2. Revision history

Document ID	Release date	Description
AN14682 v.1.0	16 July 2025	Initial public release

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1 Introduction2

1.1 Difference between ideal and real OPAMP2

2 OPAMP use case3

2.1 Voltage follower3

2.2 Inverting amplify4

2.3 Non-inverting amplify5

2.4 Differential amplify5

2.5 Voltage add circuit6

2.6 Integral circuit7

2.7 Single to different OPAMP circuit8

3 MCX A3xx OPAMP usage9

4 Revision history11

Legal information12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.