

# AN14362

## NTAG X DNA - Energy harvesting

Rev. 1.0 — 27 May 2025

Application note

### Document information

Information	Content
Keywords	NTAG X DNA
Abstract	This document provides assistance in NFC system development and describes the main features of NTAG X DNA NFC field energy harvesting.



## 1 Introduction

---

This document presents how to use the NTAG X DNA NFC field harvesting feature, which conditions are required, and how to design a circuit which optimizes the energy harvesting capabilities of the IC.

This document addresses developers who are developing applications based on NTAG X DNA. This document shall be used in addition to the NTAG X DNA data sheet [ref.\[1\]](#). The best use of this application note is achieved by reading the mentioned data sheet in advance.

**Note:** *This application note does not replace any of the relevant functional specifications, data sheets, or design guides.*

## 2 NTAG X DNA energy harvesting use case

NTAG X DNA provides the capability to harvest transmitted power from the RF field. All power which is not needed for internal operation of the IC can be output to a dedicated pin (GPIO1) and can be used to supply external circuits or devices (for example, microcontrollers, sensors, battery charging etc.).

The principle of energy harvesting use case is that a part of the power that is transmitted via the RF field and that is not needed for the internal operation of the NTAG X DNA can be output to a GPIO1 pin and can be used for supplying directly another device, charging a battery or capacitance. The power output can reach ~20mW, which at a maximum output voltage of 1.8 V (max. up to 2.0 V) results in a current of ~11 mA. The available field strength must be large enough (for example, if a Class 1 antenna is targeted, field strength shall be over 3.5 A/m).

NTAG X DNA consists of a configurable voltage and current detection block. It allows triggering energy harvesting only when enough energy can be retrieved from RF to provide the expected power level.

The power provided to the peripherals shall not lead to instabilities, hang-ups, or malfunction on the contactless interface. Therefore, it is recommended to design a robust NFC system (an HF reader and a tag).

### 2.1 Target applications

- Mobile cases with LEDs (with MCU or without MCU)
- Charging peripheral system
- Read the sensor data
- Smart diagnostics
- MCU battery-less FW update

### 2.2 Models of application

#### 2.2.1 Dual interface and energy harvesting




Figure 1. Example diagram: Dual interface and energy harvesting

An example of the combination of Dual Interface and energy harvesting can be seen in the following figure [Figure 2](#).

The following steps are shown:

1. NFC field presence (by reader's RF field ON, or arriving to proximity)
2. NTAG X DNA boots-up via contactless interface
3. NFC reader/writer device does ISO14443-4 activation

4. NFC reader/writer device selects NDEF Application (DF Name: 0xD2760000850101)
5. NFC reader/writer device configures NTAG X DNA (example):
  - GPIO1 Mode: Energy harvesting
  - GPIO2 Mode: output
  - InRush target: 2V/10mA (shall be the same as target voltage/current level), InRush duration: 0x0100 (1 ms)
6. R-APDU (response APDU) from NTAG X DNA
7. NFC reader/writer device sends ManageGPIO to trigger current and voltage measurement
8. NTAG X DNA returns available (measured) power yield
9. NFC reader/writer device sends ManageGPIO command to enable voltage on its GPIO1 pin
10. S(WTX) - waiting time extension is requested/returned by NTAG X DNA
11. NTAG X DNA provides configured voltage/current on its GPIO1
12. MCU boots
13. MCU enables power to external devices (for example, via its GPIO)
14. MCU goes to low power mode and waits for NTAG X DNA's interrupt to handle it
15. NTAG X DNA releases WTX from point 10
16. R-APDU is returned
17. NFC reader/writer device sends a read command for the file configured for "NFC Pause" (NFCPauseFileNo)
18. S(WTX) - waiting time extension is requested/returned by NTAG X DNA
19. NTAG X DNA toggles GPIO2 to notify MCU to provide/write the data into NFCPauseFileNo file
20. MCU fetches the (for example, sensor) data
21. The peripheral device returns its data
22. MCU prepares the data to be written
23. MCU writes the data into NFCPauseFileNo
24. NTAG X DNA releases WTX from point 18
25. Data from NFCPauseFile (processed data) is returned to the NFC reader/writer device

**Note:** Additionally Mutual authentication (SIGMA-I or AES) may be included before step 5, so only an authentic NFC reader/writer device is allowed to execute the flow.




Figure 2. Example flow of how to enable energy harvesting

### 3 NTAG X DNA hardware integration

#### 3.1 Example application circuit




Figure 3. Example application circuit

#### 3.2 Design considerations

##### 3.2.1 Limitations

NTAG X DNA can deliver up to 5.5 mA at 1.8V. For applications where more power is needed, "alternative NFC field harvesting" is recommended through NXP wireless charging products or passive components with additional rectifier.

##### 3.2.2 Antenna design

Optimal energy harvesting application shall be based on a specifically designed NFC reader and tag's antennas. NFC mobiles, due to low power policies, generally do not deliver NFC field strength high enough.



Optimal energy transfer on Tag's side can be achieved by considering the following recommendations:

1. larger antenna size with lesser turns
2. antenna size close to a reader's antenna size (but not the exact same size to avoid decoupling effect at low or zero distance)

NXP recommends that during antenna design, the following tool is used:

<https://www.nxp.com/products/rfid-nfc/nfc-hf/nfc-readers/nfc-antenna-design-hub:NFC-ANTENNA-DESIGN-TOOL>

3.3 Applications example diagrams






Figure 6. Example diagram - Powering peripherals



## 4 Abbreviations

Table 1. Abbreviations

Acronym	Description
EH	Energy harvesting (NFC Field)
AID	Application IDentifier
APDU	Application Protocol Data Unit
DF-Name	ISO7816 Dedicated filename
C-APDU	Command APDU
CMAC	MAC according to NIST Special Publication 800-38B
CRC	Cyclic Redundancy Check
IC	Integrated Circuit
KDF	Key derivation function
LRP	Leakage resilient primitive
LSB	Lowest Significant Byte
LSb	Lowest Significant bit
MAC	Message Authentication Code
NDEF	NFC Data Exchange Format
NFC	Near Field Communication
NVM	Non-volatile memory
PCD	Proximity Coupling Device
PICC	Proximity-Integrated Circuit Card
PRF	Pseudo Random Function
R-APDU	Response APDU (received from PICC)
SSM	Standard Secure Messaging
SUN	Secure Unique NFC Messaging
UID	Unique Identifier
URI	Uniform Resource Identifier
URL	Uniform Resource Locator

## 5 References

---

- [1] Data sheet - NTAG X DNA - Secure NFC Forum T4T compliant IC with PKI (Public Interface Structure) ([link](#))

## 6 Revision history

Table 2. Revision history

Document ID	Release date	Description
AN14362 v.1.0	27 May 2025	• Initial version

## Legal information

### Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

## Licenses

**Purchase of NXP ICs with NFC technology** — Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

## Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**MIFARE** — is a trademark of NXP B.V.

Tables

Tab. 1. Abbreviations .....9      Tab. 2. Revision history ..... 11

Figures

Fig. 1.	Example diagram: Dual interface and energy harvesting .....3	Fig. 4.	Example diagram - Charging a capacitor ..... 7
Fig. 2.	Example flow of how to enable energy harvesting .....5	Fig. 5.	Example diagram - energy harvesting system for dual Interface .....7
Fig. 3.	Example application circuit .....6	Fig. 6.	Example diagram - Powering peripherals .....8

Contents

1 Introduction ..... 2

2 NTAG X DNA energy harvesting use case ..... 3

2.1 Target applications ..... 3

2.2 Models of application ..... 3

2.2.1 Dual interface and energy harvesting ..... 3

3 NTAG X DNA hardware integration ..... 6

3.1 Example application circuit ..... 6

3.2 Design considerations ..... 6

3.2.1 Limitations ..... 6

3.2.2 Antenna design ..... 6

3.3 Applications example diagrams ..... 7

4 Abbreviations ..... 9

5 References ..... 10

6 Revision history ..... 11

Legal information ..... 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.