AN13168

Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

Rev. 2.0 — 22 September 2025 Application note

Document information

| Information | Content |
|-------------|---|
| Keywords | AN13168, LPC546xx family of MCUs, LPC54(S)0xx, LPC54(S)0xxJxM, Quad SPI Serial Flash, feature comparison, migration guide, application note, Enhanced Code Read Protection (ECRP) |
| Abstract | This document describes guidelines on migrating a design from LPC546xx to LPC540xx and LPC540xxJxM microcontroller families. |



Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

1 Introduction

This document describes how to migrate your design from an LPC546xx to one using LPC540xx and LPC540xxJxM devices. It also focuses on addressing the changes in functionality between these two series of LPC MCUs. For simplicity reasons, this document refers to LPC540xx/ LPC54S0xx and LPC540xxJxM/ LPC54S0xxJxM as LPC54(S)0xx and LPC54(S)0xxJxM respectively.

Note: LPC54(S)0xx and LPC54(S)0xxJxM are basically the same. The main difference between these devices is that:

- LPC54(S)0xx does not have an internal flash.
- LPC54(S)0xxJxM has an on-chip Quad SPI flash (connected to the SPI interface internally).

2 Flash, RAM, and EEPROM2

The LPC546xx family of MCUs include up to 512 kB of flash, up to 200 kB of on-chip SRAM, and up to 16 kB of EEPROM memory.

The LPC540xx/LPC54S0xx family includes 360 kB of on-chip SRAM and it supports Quad SPI Flash XIP. However, it does not have an internal flash.

LPC54018JxM / LPC54S018JxM family includes up to 4 MB of on-chip Quad SPI Serial Flash (connected on SPIFI interface), 360 kB of on-chip SRAM.

Note: Memory mapping between LPC546xx and LPC540xx/LPC540xxJxM is different. Refer to the corresponding User Manual for details.

2.1 Package and pinout considerations

LPC546xx and LPC54(S)0xx have the below four packages:

- 100-pin, TFBGA
- 180-pin, TFBGA
- 208-pin, LQFP
- 100-pin, LQFP

Table 1. Pinout comparison

| Device feature | LPC546xx | LPC54018JxM / LPC54S018JxM | |
|----------------|--------------|----------------------------|---|
| Flash | up to 512 kB | None | Up to 4 MB of on-chip Quad SPI Serial Flash |
| SRAM | up to 200 kB | 360 kB | 360 kB |
| EEPROM | up to 16 kB | None | None |

Note: LPC546xx and LPC54(S)0xx devices are pin to pin compatible. However, LPC54(S)0xxJxM is not compatible with them due to the presence of an **internal QSPI flash**. Some pins of LPC540xxJxM/LPC54S0xxJxM are connected with an internal on-chip QSPI flash.

<u>Table 1</u> lists the main differences between LPC54(S)0xxJxMET180 and LPC546xx, LPC54(S)0xx. For the hardware design, refer to the <u>LPC54S018M-EVK schematics</u>.

Table 2. Pinout comparison

| idolo II i mode companicon | | |
|----------------------------|--|--|
| Symbol | LPC54(S)0xxJxMET180 | |
| N7(P0_23) | This pin must be connected to C4(P4_16). | |
| C4(P4_16) | This pin must be connected to N7(P0_23). | |

AN13168

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved

Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

Table 2. Pinout comparison...continued

| Symbol | LPC54(S)0xxJxMET180 |
|--------------|---|
| A4(P4_15) | This pin is connected to VDD, which is a single 2.7 V to 3.6 V power supply. It powers internal digital functions and I/Os. |
| K8(PIO0_25) | This pins are not connected pins These pins must be left unconnected (floating). |
| L9(PIO0_27) | |
| M7(PIO0_24) | |
| M9(PIO0_28) | |
| M13(PIO0_26) | |

3 Peripherals and frequency

Both LPC546xx and LPC540xx/LPC540xxJxM devices have the same peripherals. LPC546xx has up to 10 Flexcomm interfaces, whereas LPC540xx/LPC540xxJxM has up to 11 Flexcomm interfaces (Flexcomm 10 is dedicated for SPI).

LPC546xx can run at a frequency of up to 220 MHz, whereas LPC54(S)0xx/LPC54(S)0xxJxM can run at a frequency of up to 180 MHz.

Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

4 Image protection and security

LPC546xx devices support ECRP (Enhanced Code Read Protection). However, the LPC54(S)0xx and LPC54(S)0xxJvM devices do not support this feature. The LPC54S0xx/LPC54S0xxJxM supports cyclic redundancy checks (CRC) integrity verification and secure boot.

Table 3. Image protection and secure boot comparison

| | LPC546xx | LPC540xx / LPC540xxJvM | LPC54S0xx / LPC54S0xxJxM |
|----------------------------------|----------|------------------------|--------------------------|
| ECRP | V | × | × |
| CRC image integrity verification | V | √ | √ |
| Secure boot | × | × | V |

LPC54S0xx and LPC54S0xxJxM have security enhanced features AES and Physically Unclonable Functions (PUF).

The PUF controller provides secure key storage without storing the key. The To achieve this, digital fingerprint of a device derived from SRAM is used. Instead of storing the key, a 'key code' is generated. The key code is used in combination with the digital fingerprint to reconstruct keys that are routed to the AES engine or for use by the software. The PUF controller provides generation and secure storage for keys.

AES can use the key from One-Time Programmable (OTP) or PUF. The OTP can store a scrambled key, and PUF index 0 key is routed to on-chip AES engine through an inaccessible internal bus, protecting or hiding the plain key to runtime software. (AES KEY registers are loaded with the reconstructed PUF key).

Table 4. Security feature comparison

| Device feature | LPC546xx | LPC540xx/LPC540xxJvM | LPC54S0xx/LPC54S0xxJxM |
|-----------------------------------|----------|----------------------|------------------------|
| Secure Hash Algorithm (SHA1/SHA2) | V | √ | √ |
| AES | × | × | \checkmark |
| PUF | × | × | √ |

Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

5 Conclusion

LPC54(S)0xx/LPC54(S)0xxJxM is recommended to be used on new Security or USB products.

While LPC546xx executes code in an internal flash, LPC54(S)0xx executes code in the Quad SPI flash. Therefore, LPC546xx has better performance than LPC54(S)0xx. Therefore, for LPC54(S)0xx, it is recommended to store the code with high-performance requirements in SRAM.

As described in the above sections, it is easy to migrate from LPC546xx to LPC54(S)0xx/LPC54(S)0xxJxM.

6 Acronyms and abbreviations

Table 5. Acronyms and abbreviations

| Acronym/abbreviation | Description |
|----------------------|---|
| AES | Advanced Encryption Standard |
| CRC | Cyclic Redundancy Check |
| ECRP | Enhanced Code Read Protection |
| EEPROM | Electrically Erasable Programmable Read-Only Memory |
| LQFP | Low-Profile Quad Flat Package |
| OTP | One-Time Programmable |
| PSIRT | Product Security Incident Response Team |
| PUF | Physically Unclonable Function |
| QSPI | Quad Serial Peripheral Interface |
| RAM | Random Access Memory |
| SHA1 | Secure Hash Algorithm 1 |
| SHA2 | Secure Hash Algorithm 2 |
| SPI | Serial Peripheral Interface |
| SPIFI | SPI Flash Interface |
| SRAM | Static Random Access Memory |
| TFBGA | Thin Fine-Pitch Ball Grid Array |
| USB | Universal Serial Bus |
| VDD | Voltage Drain Drain (Power Supply) |
| XIP | Execute In Place |

Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

7 Revision history

Table 6. Revision history

| Document ID | Release date | Description |
|---------------|-------------------|--|
| AN13168 v.2.0 | 22 September 2025 | Aligned to the current NXP document template |
| AN13168 v.1.0 | 17 March 2021 | Preliminary release |

Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AN13168

Application note

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM

Contents

| 1 | Introduction | 2 |
|-----|-----------------------------------|---|
| 2 | Flash, RAM, and EEPROM2 | 2 |
| 2.1 | Package and pinout considerations | 2 |
| 3 | Peripherals and frequency | |
| 4 | Image protection and security | |
| 5 | Conclusion | |
| 6 | Acronyms and abbreviations | 5 |
| 7 | Revision history | |
| - | Legal information | |
| | | |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.