AN12673 Dual-core Project Creation and Conversion for K32L3A6 Devices

Rev. 0 — 01/2020

Application Note

1 Introduction

The introduction of the K32 L3 device brings to the Kinetis family the power and multitasking capabilities of a dual-core device. Dual-core devices, while powerful, can add complexity to your development. The goal of this application note is to simplify the process of starting a new multi-core project or convert an existing single core project to a dual-core project.

- NOTE

Different IDEs handle dual-core applications differently. This application note will cover IAR IDE and MCUXpresso IDEs.

2 Overview

Contents

1
1
3
8
21
34
41
46

Before creating a dual-core project (or converting a single-core project to a dual-core project), it is necessary to discuss the structure of the K32L3A6 device. The K32L3A6 is an asymmetric dual-core device (with two different cores as opposed to symmetric dual-core devices which have identical cores that operate in lockstep) containing an Arm[®] Cortex[®]-M4 core and an Arm Cortex-M0+ core. Like other dual-core devices, one core acts as the primary core or **boot** core, while the other core acts as the secondary core. In the K32L3A6, the Arm Cortex-M4 device acts as the boot core by default (the boot core can be changed). The block diagram of the K32L3A6 device is as shown in Figure 1.





As shown in Figure 1:

- Each core has its own cache, RAM memory, Flash memory, interrupt controllers, and so on. The two cores can operate completely independently of each other.
- Besides the two separate cores, there are two separate crossbars, AXBS0 and AXBS1. This effectively creates a logical divide such that each core also has their own set of peripherals. Those peripherals attached to AXBS0 are the Arm Cortex-M4 peripherals, and those attached to AXBS1 are Arm Cortex-M0+ peripherals. However, the crossbars are also connected to each other through AXBS0 master port 5 (M5) connected to AXBS1 slave port 3 (S3) and AXBS0 slave port 4 (S4) connected to AXBS1 master port 3 (M3). This allows the Arm Cortex-M4 to access Arm Cortex-M0+ peripherals and memory and vice versa.
- Utilities common to both cores include the debug unit, Multi-core units (SEMA42, MU, resource domain controller, and miscellaneous system control module), clock controls (SCG and RTC), and power controls (SPM).

Now that you have a better understanding of how the K32L3A6 device is architected, let's discuss how the IDEs handle this architecture. First, the IAR IDE will be discussed, and then MCUXpresso will be discussed.

3 Multi-core projects in IAR

IAR IDE essentially treats multi-core projects as two independent projects. Thus you need two independent projects (one for each core) when creating a dual-core project. If you are starting from a single-core project, you will need to create (or incorporate) a project for the second core. You will need to modify your code to ensure that the second core is started correctly. You may also need to consider the interaction between the two cores (beyond what is described in this application note) and make more modifications than are described in this application note. The possibilities and options here are limitless and thus, all situations cannot be discussed in this application note.

In the IAR projects, there are internal options that will need to be selected to link the two separate projects together. It is important at this point to note that a multi-core project creation does not necessarily mean that the debugger will establish a debug connection with both cores. This is another independent setting. So this section will be broken up into multi-core project creation and multi-core debug.

3.1 Multi-core project creation

As mentioned in Multi-core projects in IAR, IAR IDE treats multi-core project creation as two independent projects just linked by different settings in the projects. Therefore, the first step to multi-core project creation is to create two independent projects for the different cores. The hello_world example from the multicore_examples folder from the K32L3A6 MCUXpresso SDK package will be used as an example to explain these concepts.

3.1.1 Primary core project

1. Examine the boot core project. In this case, this is the Arm Cortex-M4 project and this project simply configures a terminal and prints hello_world to the terminal and notifies the user (via the terminal) that the secondary core is starting. Then the secondary core is started. In dual-core devices, it is generally the responsibility of the boot core to start the secondary core. Figure 2 shows the source code for this (for more details about the source code, see the following chapters in this document).

```
hello_world_core0.c 🗙
    44 🖂 /*!
   45
          * @brief Main function
   45 * 46
   47
       int main(void)
   48 🚍 {
    49
             /* Initialize MCMGR, install generic event handlers */
   50
             MCMGR Init();
   51
    52
             /* Init board hardware.*/
             BOARD_InitPins_Core0();
   53
   54
             BOARD_BootClockRUN();
   55
             BOARD InitDebugConsole();
   56
    57
             /* Print the initial banner from Primary core */
   58
             PRINTF("\r\nHello World from the Primary Core!\r\n\n");
   59
   60 - #ifdef CORE1 IMAGE COPY TO RAM
             /* Calculate size of the image - not required on MCUXpresso IDE. MCUXpresso copies the secondary core
   61 📋
    62
               image to the target memory during startup automatically */
             uint32_t corel_image_size;
   63
    64
             corel_image_size = get_corel_image_size();
    65
             PRINTF("Copy Secondary core image to address: 0x%x, size: %d\n", CORE1_BOOT_ADDRESS, core1_image_size);
   66
             /* Copy Secondary core application from FLASH to the target memory. */
    67
   68
             memcpy(CORE1_BOOT_ADDRESS, (void *)CORE1_IMAGE_START, core1_image_size);
    69
        #endif
   70
   71
             /* Boot Secondary core application */
             PRINTF("Starting Secondary core.\r\n");
    72
             MCMGR_StartCore(kMCMGR_Core1, CORE1_BOOT_ADDRESS, 5, kMCMGR_Start_Synchronous);
    73
    74
             PRINTF("The secondary core application has been started.\r\n");
    75
   76
             while (1)
   77 📥
   78
             1
    79
   80
Figure 2. Boot core source code
```

Another responsibility of the boot core project is to program the memory that the secondary core will use for its program code space. This responsibility is achieved by configuring the linker settings in the project correctly as well as configuring the linker file correctly. The linker settings in the project must be configured to point to the correct binary for the secondary core and placed in the correct location in memory. Figure 3 shows the hello_world linker settings for the primary core project.

Category:						Factory S	Settings
Concertal Options	_						
Static Analysis							
Runtime Checking	Hele Co. a	Diama	-6	Charlin	Frankinsk	Entre (Ortions
C/C++ Compiler	#define	Diagnos	SUCS	Checksum	Encodings	Extra	Jptions
Assembler	Config	Library	input	Optimizations	Advanced	Output	LIST
Output Converter	Keep syr	nbols: (one p	per line)				
Custom Build	hello w	orld_cm0nlu	is imad	<u> </u>			~
Build Actions		ona_emopia	is_inagi	5			
Linken							
Linker							
Debugger							
Debugger Simulator							
Debugger Simulator CADI							
Debugger Simulator CADI CMSIS DAP							
Debugger Simulator CADI CMSIS DAP GDB Server							
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet							~
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace							~
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris	- <u>R</u> aw bir Filo:	nary image —			Sumbol:	oction	Alian
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro	Raw bir Eile:	hary image —	cmOplus	liarldabu	Symbol: Se	ection:	Align:
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST-LINK	Raw bin <u>F</u> ile: \$PRC	nary image DJ_DIR\$///c	cm0plus	/iar/debu	Symbol: S <u>e</u> _hello_woi	ection: _sec_col	<u>A</u> lign:
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST-LINK Third-Party Driver	<u>R</u> aw bir <u>F</u> ile: \$PRC	nary image — DJ_DIR\$///o	cm0plus	/iar/debu	Symbol: S <u>e</u> _hello_woi	ection: _sec_coi	<u>A</u> lign: 4
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST-LINK Third-Party Driver TI MSP-FET	Raw bir <u>File:</u> \$PRC	nary image DJ_DIR\$///o	cm0plus	/iar/debu	Symbol: S <u>e</u> _hello_woi	ection: _sec_col	Align:
Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST-LINK Third-Party Driver TI MSP-FET	Raw bir <u>F</u> ile: \$PRC	nary image DJ_DIR\$///o	cm0plus	/iar/debu	<u>Symbol:</u> S <u>e</u> _hello_woi	ection: _sec_col	<u>A</u> lign: 4

All necessary settings to create a dual-core project are contained within the Input tab of the Linker category of the project settings. The following five boxes must be filled in correctly.

- Keep symbols: In the Keep symbols text box, the additional binaries that need to be added to the output file (that is generated when the compile button is clicked) are listed. In this case, we have only one additional image to be added to the final output. It is named as _hello_world_cm0plus_image. This symbol name is arbitrary and can be anything.
- File: In the File text box, the correct path to the binary image for the Arm Cortex-M0+ program should be included (*.bin).
- Symbol: The Symbol field must match the symbol defined in the Keep Symbols text box.
- Section: This defines where to place the binary file to be included. This MUST be correctly defined in the linker file for the binary to be programmed and placed correctly.
- Align: This defines the alignment of the binary. This determines whether the data is aligned by byte, half-word, or word. This example word aligns the binary and you shouldn't ever need anything other than word alignment as shown.
- 2. Make sure that the linker file is properly written. The linker file must properly define the section for the secondary core binary to be placed. Figure 4 shows the linker file used in the hello_world project and the important parts have been underlined in red.

```
K32L3A60xxx_cm4_flash.icf x
```

```
63
        define region TEXT region = mem: [from m interrupts start to m interrupts end]
                                 | mem:[from m_text_start to m_text_end];
    64
   65 define region DATA_region = mem:[from m_data_start to m_data_end-__size_cstack_];
    66 define region CSTACK region = mem:[from m data end-_ size_cstack_+1 to m data end];
        if (isdefinedsymbol(__use_shmem__)) {
    67
    68
          define region rpmsg_sh_mem_region
                                               = mem:[from rpmsg_sh_mem_start to rpmsg_sh_mem_end];
       }
   69
   70
       define block CSTACK with alignment = 8, size = __size_cstack___ { };
    71
       define block HEAP
                              with alignment = 8, size = __size_heap__
    72
                                                                          { };
   73
       define block RW
                              { readwrite };
        define block ZI
   74
                             { zi };
    75
    76
         define region corel region = mem: [from corel image start to corel image end];
    77
       define block SEC CORE IMAGE BLOCK { section sec core };
   78
    79
        /* regions for USB */
   80
        define region USB_BDT_region = mem: [from m_usb_sram_start to m_usb_sram_start + usb_bdt_size - 1];
   81
       define region USB_SRAM_region = mem: [from m_usb_sram_start + usb_bdt_size to m_usb_sram_end];
   82 place in USB_BDT_region
                                                  { section m_usb_bdt };
   83
       place in USB_SRAM_region
                                                  { section m_usb_global };
   84
   85
       initialize by copy { readwrite, section .textrw };
   86 do not initialize { section .noinit, section m_usb_bdt, section m_usb_global };
   87
        if (isdefinedsymbol(__use_shmem__)) {
   88
         do not initialize { section rpmsg_sh_mem_section };
   89
        1
   90
   91 place at address mem: m_interrupts_start { readonly section .intvec };
   92
        place in TEXT region
                                                   { readonly };
   93 place in DATA_region
                                                   { block RW }:
                                                  { block ZI };
   94 place in DATA_region
   95 place in DATA_region
                                                   { last block HEAP };
        place in CSTACK_region
   96
                                              { block CSTACK };
   97
       if (isdefinedsymbol(__use_shmem__)) {
   98
         place in rpmsg_sh_mem_region
                                                    { section rpmsg_sh_mem_section };
   99
        1
  100
                                                   { block SEC CORE IMAGE BLOCK };
        place in corel_region
  101
  102
Figure 4. Bottom of linker file
```

At the bottom of this linker file, there is the command of place in corel_region {block SEC_CORE_IMAGE_BLOCK };. It commands the linker to place whatever is assigned to the SEC_CORE_IMAGE_BLOCK to the memory defined by corel_region. The block, SEC_CORE_IMAGE_BLOCK, is defined as section __sec_core, which means anything in the application with that tag will be placed in that block. In this case, the only thing with that tag will be the image for the secondary core (and that was done in the Linker->Input tab in the project settings). The region corel_region is defined as a memory region from corel_image_start to core1_image_end. These bounds are defined at the top of the linker file (as shown in Figure 5).

```
K32L3A60xxx_cm4_flash.icf 🗙
            * *
      18
                  http:
                                        www.nxp.com
           **
      19
                  mail:
                                        support@nxp.com
           **
      20
           **
      21
                   22
           */
      23
      24
           define symbol m interrupts start
                                                 = 0 \times 000000000;
      25
           define symbol m interrupts end
                                                 = 0x000003FF;
      26
      27
           define symbol m text start
                                                 = 0x00000400;
      28
           define symbol m text end
                                                 = 0x000FFFFF;
      29
      30
           define exported symbol corel image start
                                                       = 0x01000000;
      31
           define exported symbol corel image end
                                                       = 0x0103FFFF;
      32
      33
           if (isdefinedsymbol(__use_shmem__)) {
      34
             define symbol m_data_start
                                                         = 0x20000000;
      35
             define symbol m data end
                                                         = 0x2002E7FF;
      36
             define exported symbol rpmsg sh mem start
                                                         = 0x2002E800;
      37
             define exported symbol rpmsg sh mem end
                                                         = 0x2002FFFF;
      38
           } else {
      39
             define symbol m data start
                                                 = 0x20000000;
      40
             define symbol m data end
                                                 = 0x2002FFFF;
      41
           }
      42
Figure 5. Top of Linker file
```

At the top of the linker file, variables core1_image_start to core1_image_end are defined as 0x01000000 and 0x0103FFFF respectively. Therefore, the image will be placed in the Arm Cortex-M0+ flash space.

NOTE

The image range could be changed to be the Arm Cortex-M0+ RAM space. However, this would mean that the Arm Cortex-M4 would also have to run from RAM, as the image loading tools cannot switch between loading Flash or loading RAM. The image loader utility either loads RAM, or loads Flash.

3.1.2 Secondary core project

The secondary core project should be compiled as a normal project. It is important to use the correct flash loader for the expected configuration. If the secondary core is expected to run from flash, it should be linked using a flash linker. If it is expected to run from RAM, a RAM-configured linker should be used.

NOTE Keep the **Keep symbols** and **Raw binary image** sections blank (as shown in Figure 6).

Options for node "hello_world_	cm0plus"						×	
Category: General Options Static Analysis						Factory S	Settings	
Runtime Checking	#define	Diagr	nostics	Checksum	Encodings	Extra	Options	
C/C++ Compiler	Config	Library	Input	Optimizations	Advanced	Output	List	
Output Converter Custom Build Build Actions	Keep syr	nbols: (one	e per line)				^	
Linker Debugger Simulator CADI CMSIS DAP GDB Server 1-jet/JTAGjet							~	
J-Link/J-Trace TI Stellaris PE micro ST-LINK Third-Party Driver TI MSP-FET TI XDS	Raw bir	nary image	, 		Symbol: Si	action:	Align:	
					OK		Cancel	
ure 6. Secondary Core Linker Input setti	ngs confi	iguratio	n					

4 Multicore debug in IAR

Multi-core debugging generally refers to the act of debugging two cores simultaneously.

NOTE

It is possible to debug just the primary core. In this type of situation (assuming the project is a dual-core project), the secondary core will still be programmed and will still run, but you will only have control over the primary core. This is sometimes easier and simpler than true multi-core debugging. As such, you may find this more convenient (depending on your goals). This section will focus on multi-core debugging.

As with multi-core project creation, debugging two cores simultaneously requires that both projects have certain settings configured. Incorrect settings can (and usually) result in failed connection attempts.

The following information will be discussed:

- 1. Compiling a Multi-core project in IAR
- 2. Primary core project debug settings
- 3. Secondary project debug settings
- 4. Debugging

This example examines the multicore hello_world project from the FRDM-K32L3A6 SDK package. The ijet debug probe is used in this example but the content is still valid for other debug probes.

NOTE

At the time of writing this application note, IAR does not support dual-core debug with the JLink debug probe. Be sure to check if your version of IAR supports dual-core debug with your preferred debug probe.

4.1 Compiling a Multi-core project in IAR

Master and slave projects are compiled separately in IAR, and as such, normal procedures should be followed to compile these projects. However, the order does matter in this case. Because the master project is expected to program the slave's memory space as well, it follows that the slave project should be compiled first, so that the master project is able to link in the binary for that project.

4.2 Primary core project debug settings

1. Make sure that the ijet (or supported debug probe of your choice) is selected in the Debugger category.

Category:		Factory Settings
General Options		
Static Analysis		
Runtime Checking	Setup Download Images Extra Options Multicore P	Plugins
C/C++ Compiler		
Assembler	Driver Run to	
Output Converter	Liet/ITAGiet was main	
Custom Build	main	
Build Actions	Setup macros	
Linker	Use macro file(s)	
Debugger		
Simulator		
CADI		
CMSIS DAP		
GDB Server	Device description file	
I-jet/JTAGjet		
J-Link/J-Trace		
TI Stellaris	\$TOOLKIT_DIR\$\CONFIG\debugger\NXP\K32W042	S1M2_M4.ddf
PE micro		
ST-LINK		
Third-Party Driver		
TI MSP-FET		
TI XDS		

Let's continue with the Setup tab.

Options for node "hello_world	cm4" >	<
Options for node "hello_world Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CMSIS DAP GDB Server I-jet/JTAGjet J-Link/J-Trace TI Stellaris PE micro ST LINK	cm4" Factory Settings Factory Settings Factory Settings Setup Interface Trace Breakpoints Reset	
Third-Party Driver TI MSP-FET TI XDS	OK Cancel	

The reset method in this example is to use the Hardware reset, or reset pin, but this can be any of the reset options since it is the primary, or master, core.

2. Let's look at the **Download** options of the Debugger configuration. The hello_world example is configured to download to flash. Figure 9 shows the primary core configuration (must use a flash loader if downloading to flash).



NOTE

If a RAM project is desired, this check-box should be left unchecked.

3. Examine the **Multicore** tab. This is arguably the most important tab. As with the linker options, this tab requires knowledge of the slave (or secondary core) workspace. Figure 10 displays the **Multicore** tab.

Options for node "hello_world	d_cm4"	×
Category:	Factory Settings	
General Options Static Analysis Runtime Checking C/C++ Compiler Assembler	Setup Download Images Extra Options Multicore Plugins	
Output Converter Custom Build Build Actions	Number of cores: 1 Asymmetric multicore 1	
Linker Debugger Simulator	✓ Enable multicore master mode Port.	
CADI CMSIS DAP GDB Server I-jet/JTAGjet	Slave workspace: \$PROJ_DIR\$///cm0plus/iar/hello_world_cm Slave project: hello_world_cm0plus	
J-Link/J-Trace TI Stellaris PE micro	Slave configuration: Debug	
ST-LINK Third-Party Driver TI MSP-FET TI XDS		
	OK Cancel	
Figure 10. Debugger settings	for the Multicore tab (primary core)	

Only the Asymmetric multicore settings are necessary as K32L3A6 is an asymmetric device.

NOTE

The path to the slave workspace in the debugger tab is the same as in the project configuration (<proj_DIR \$/.././cm0plus/iar/hello_world_cm0plus.eww).

4. Make sure that the debugger interface is setup correctly.

Category: General Options	Facto	ory Settings
Static Analysis		
Runtime Checking	Setup Interface Trace Breakpoints	
C/C++ Compiler		
Assembler		
Output Converter		
Custom Build	From file \$100LK11_DIR\$(conlig(debugger(ivxP(k32w0.r))))	
Build Actions	Explicit CPU: Core0 Select	
Linker		
Simulator	Interface Explicit probe configuration	
CADI	◯ JTAG ✓ Multi-target debug system	_
CMSIS DAP	SWD Target number (TAP or Multidrop ID):	
GDB Server	CLITAG	-
I-jet/JTAGjet	CPI I number en target	
J-Link/J-Trace		
TI Stellaris	JTAG scan chain contains non-Arm devices	
PE micro	Preceding bits: 0	
ST-LINK		
Third-Party Driver		
117,055		
	OK Cancel	

The important sections to focus on in the interface tab are the Probe config section. The probe configuration can be determined automatically, from a user defined file, or by explicit selections in this dialog box. This example will focus on the explicit method. It is important that the Explicit probe configuration (if selected) targets the correct CPU number. Since this project targets the Arm Cortex-M4 core, the CPU number should be **0** as it is the first CPU in the debug chain.

If a file is used, the file should have this information and the correct core must be selected in the CPU field. However, using the settings shown above, no problems should be encountered.

NOTE

Another important note here is that it is crucial that the Interface used (SWD is shown) matches the slave project.

4.3 Secondary project debug settings

The secondary project's debug settings are largely determined by the master's settings. However there is no automatic link between the two projects. So it is imperative that these settings are manually configured and correct before initiating a debug session. Not doing so usually results in failed connection attempts, but can also lead to other erratic behavior of the IAR IDE (sometimes causing the program to crash).

Check the following settings:

• Check whether the driver used matches the master project. This is found in the Setup tab of the Debugger category.

Calegoly.	Factory Settings	
General Options Static Analysis Runtime Checking		
C/C++ Compiler	Setup Download Images Extra Options Multicore Plugins	
Assembler Output Converter	Driver Run to	
Custom Build		
Build Actions		
Linker	Setup macros	
Debugger	Use macro file(s)	
CADI		
CMSIS DAP		
GDB Server		
I-jet	Device description file	
J-Link/J-Trace		
TI Stellaris		
Nu-Link		
PE micro		
Third-Party Driver		
TI MSP-FET		
TI XDS		_

Check the **Download** setting. Since the master project should take care of flashing the device to be debugged, the slave project should not try to download the code. This operation could result in errors. Figure 13 displays the slave project's download settings.

Lategory:						Fa	ctory Settings
General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CMSIS DAP GDB Server I-jet J-Link/J-Trace TI Stellaris Nu-Link PE micro ST-LINK Third-Party Driver	Setup Ver Sup Use	Download ify download opress down e flash loade Override def \$TOOLKIT Edit Perform mas	Images Ioad r(s) Fault .boar _DIR\$\co	Extra Options d file nfig flashloader efore flashing	Multicore	Plugins	
TI MSP-FET							
11 ADS							

Similarly, the slave project should not try to reset the device when initializing. This could also result in errors or erratic behavior. So the slave project needs to suppress resets. This is accomplished by setting the correct reset option in the Setup tab of the appropriate debugger. In this case, this is found in the ijet/JTAGjet category.

Category:	Factory Settings
General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator CADI CMSIS DAP GDB Server I-jet J-Link/J-Trace TI Stellaris Nu-Link	Setup Interface Trace Breakpoints Beset Disabled (no reset) Duration: 300 ms Dglay after: 200 ms Uuration: 300 ms Dglay after: 200 ms Target power Emulator Always prompt for probe From the probe Always prompt for probe selection Switch off after debugging Serial no: Image: Communication \$PROJ_DIR\$\cspycomm.log
ST-LINK Third-Party Driver TI MSP-FET TI XDS	OK Cancel

• Check whether the Interface settings of the debugger of the slave project match those of the master project.

Category:		Factory Settings
General Options Static Analysis		
C/C++ Compiler	Setup Interface	Trace Breakpoints
Assembler	Probe config	Probe configuration file
Output Converter	Auto	Override default
Custom Build		
Build Actions	O From file	
Linker	Explicit	CPU: Core0 Select
Simulator	Interface	Explicit probe configuration
CADI	OUTAG	Multi-target debug system
CMSIS DAP		Target number (TAP or Multidrop ID): 0
GDB Server	O JTC	
1-jet 1-link/1-Trace	CJIAG	
TI Stellaris	has for a second	CPU number on target:
Nu-Link	Interface speed	JTAG scan chain contains non-Arm devices
PE micro	Auto detect V	Preceding bits: 0
ST-LINK		
TI MSP-FET		
TI XDS		
		OK Cancel

4.4 Debugging

1. Make sure that the projects are compiled.

Since the master project includes a binary from the slave project, the slave project must be successfully compiled first. Only then can the master project be compiled. Once both projects are compiled properly, close the slave project and leave the master project open.

2. To initiate a debug session, click the **Download and debug** button in the master project.

🕑 hello_world_cm4 - Master - IAF	R Emt	bedd	ed Workbench IDE - ARM 8.20.1
File Edit View Project I-jet/JTA	\Gjet	Тоо	ls Window Help
🛅 🗅 🕒 🗗 🖴 🕹 🕹 👘	C		- < Q > \$ H < Q > [] 🛯 🖉 - []
Workspace	•	џ×	hello_world_core0.c ×
Debug		\sim	
Files	۰	•	43 44
hello_world_cm4 - Debug board board doc doc drivers fmcmgr b cmcmgr.c mcmgr.h mcmgr_internal_core_api mcmgr_internal_core_api mcmgr_mranternal_core_api mcmgr_mranternal_core_api	•		45 46 47 48 49 50 52 53 54 /*!
Figure 16. Download and Deb	bug l	outto	n in the master project

 Upon clicking the Download and debug button, a second instance of IAR will open with the slave workspace open in that instance.



NOTE

• The entire MCU can be controlled from either IAR instance.

Shello_world_cm4 - IAR Embedded Workbench IDE - Arm 8.40.1	- 🗆 ×	Shello_world_cm0plus - IAR Embedded Workbench IDE - Arm 8.40.1	– 🗆 X
File Edit View Project Debug Disassembly I-jet Tools Window Help		File Edit View Project Debug Disassembly I-jet Tools Window Help	
🖞 👌 🔛 🚅 I 🕹 I X 🛍 🖸 I D C I 🔄 🖬 😫 🖬 🖆 🖆	> e 🖻 🗋 🌒 🖷 🕒 c 🔕 📮		📮 > R 🖻 🖿 🌒 🖷 🕒 C 😫 🗍
📕 o = 🔟 1 = 1 🛫 🥐 🖽 = (A = 1 = 1 = 4 = 4 = 6 = 1 = 2 = 2 = 1 = 1 = 1 = 1 = 2 = 2 = 2		🗖 🖉 🔹 🗖 1 🚽 🚅 📲 🛤 🖌 🖓 🖓 🖛 🖓 👘 🖬 👘 👫 🕹 🖉 💆 🛨 📲 🛃 👘 Sak 🛙 🏭	
Workspace • 0 X startup_K32L3A60_cm4.s x		Workspace 💌 a 🗙	Disassembly 💌 🕮 🗙
debug ~	f0 Go to Vernory	debug ~	Go to Vernory
Files • 305 DCD DefaultISR	Disassembly	Files •	Disassembly ^
B ● hello_world_cm4 - d ✓ 307 DCD DefaultISR	0x27cc: 0x206f'6c6c	🗄 🏶 hello_world_cm0plus 🗸	0x0: 0x0000
Figure 18. Debug controls in b	oth IAR instances		

 There are new controls to control the cores independently or simultaneously. There are controls start both cores, pause execution of both cores, or get the status of both cores. Figure 19 displays and explains the multicore controls in IAR.



4. If you mouse over the Core 0 or Core 1 status and control icons, an informational text box will give details of the core. Figure 20 and Figure 21 display an example.

Pello_world_cm4 - Master - IAR Embedded Workbench IDE - ARW File Edit View Project Debug Disassembly I-jet/JTAGjet Tools Pebug Point - Project Debug Disassembly I-jet/JTAGjet Tools Pebug Point - Project Project Project State: Stopped PC: - Cycle counter: 0 Bebug Core: 0: Cortex-M0+ PC: - Cycle counter: 0 Bebug PC: - Cycle counter:		
Eile Edit View Project Debug Disassembly I-jet/JTAGjet Jools Image: Set focus on core 0 Workspa Set focus on core 0 Debug Core: 0: Cortex-M0+ State: Stopped PC: - Image: Cycle counter: 0 330 Vectors_End Image: Cycle counter: 0 331 332 Image: Cycle counter: 0 333 Vectors_Size Image: Cycle counter: 0 334 335 Image: Cycle counter: 0 336 336	Hello_world_cm4 - Master - IAR Embed	dded Workbench IDE - ARM
Workspa Set focus on core 0 Workspa Set focus on core 0 Debug Core: 0: Cortex-M0+ State: Stopped PC: - Cycle counter: 0 330 Wectors_End 331 Wectors_Size 333 Wectors_Size 334 Minemagr.c 335 Minemagr.h 336	<u>File</u> <u>Edit</u> <u>View</u> <u>Project</u> <u>Debug</u> Disasse	mbly <u>I</u> -jet/JTAGjet <u>T</u> ools
Workspa Set focus on core 0 Workspa Set focus on core 0 Debug Core: 0: Cortex-M0+ State: Stopped PC: - Cycle counter: 0 330 _Vectors_End 331 332 Wettors 333 Or end status 334 State: 336	D C 🖻 🏔 🛃 🗳 🖆 D C	• < Q, > 1
Workspa Set focus on core 0 Debug Core: 0: Cortex-M0+ State: Stopped PC: - Cycle counter: 0 330 _Vectors_End 331 332 Uetors 333 Occ 333 Workspa State: State: Stopped PC: - Cycle counter: 0 331 Jectors_End 332 _Vectors_Size Mcmgr 334 335 336 Mcmgr.h 0 20 Core 0 status	📕 0 🗸 🔳 1 🚽 🛹 🛤 🗸 🖗 井 r	* H H 🔸 💿 🖆 📲 🛛 💷
Debug Core: 0: Cortex-M0+ Files State: Stopped PC: - Cycle counter: 0 330 _Vectors_End 331 332 333 _Vectors_Size mcmgr 334 335 336 mcmgr.h 336	Workspa	
20. Core 0 status	Debug Core: 0: Cortex-M0+ Files State: Stopped PC: - Cycle counter: 0 Cycle counter: 0 Core: 0: Cycle counter: 0 Core: 0: Cycle counter: 0 Cycle counter: 0 Core: 0: Cycle counter: 0 Cycle counter: 0 Cycle counter: 0 Cycle counter: 0	328 DCD 329 DCD 330 Vectors_End 331
	20. Core 0 status	

hello_world_cm4 - Master - IAR Embede	ded Workbench IDE - ARM
<u>File Edit View Project D</u> ebug Disassem	nbly <u>I</u> -jet/JTAGjet <u>T</u> ools
1 D C 🖸 🗳 📙 🖕 🖆 🗂 D C	• < Q > :
. ■ 0 • ■ 1 • 🚅 🗰 🖽 • . 🕞 ∓ 🖻	H H D 0 1 + - [8
Workspace Set focus on core 1	tartup_K32W042S1 ×
Debug Core: 1: Cortex-M4	
Files PC 0x00002138	328 DCD : 329 DCD
Cycle counter: 0	330Vectors_End
	332Vectors 1
🗕 🖬 🖬 drivers	333Vectors_Size 1
├	334
– ⊞ 🗟 mcmgr.c	335
📗 🛏 🖬 mcmgr.h	336 ///////////////////////////////////
mcmgr_internal_core	338 : Default inter
- ⊞ i mcmgr_internal_core	339 ;;

Clicking the down arrow next to each icon will reveal control options for the cores.



5. The toggle multicore execution mode will set how the other controls operate (Step Into, Step over, etc.,). Mousing over this button will display the current operation status.

hello_world_cm4 - Master	- IAR Embedded Workbench IDE - ARM 8.20.1
<u>File Edit View Project Deb</u>	bug Disassembly <u>I</u> -jet/JTAGjet <u>T</u> ools <u>W</u> indo
i 🗅 🗅 🖬 🖨 🖴 X 🗈 Ö	- < Q > 5 E
📕 0 🔻 🔳 1 👻 🚅 🗰	- i 🕞 - F +i +i 🕨 💿 🖆 - 🚽 i etm suo
Workspace	Toggle multicore execution mode 두 D
Debug	Current mode: Run/Step/Stop
Files	affect current core only
□ ● hello_world_cm4 - Debu □ □ □ hoard	g ✓ 330Vectors_End 331
igure 23. Toggle multicore execution mode butt	ton

6. Clicking the down arrow next to this button will allow the user to change between single core operation and dual-core operation, as shown in Figure 24.

🔮 hello_world_cm4 - Ma	aster - IAR Emb	edded Worl	kbench IDE - AR	M 8.20.1	1
File Edit View Project	Debug Disas	sembly I-je	t/JTAGjet Tools	Windo	w Help
🗄 🗅 🔛 🖬 🖴 🕹 🕹) D C D C		• < Q >	\$ ►Ξ	< 🙂
0 🕶 🔳 1 💌 🚅 👐	ma - i ∩ - ∓	r• +i →I (• 0 • • • • • •	ETM SWO	
Workspace	Run/Step/	Stop affect al	l cores		lisassem
Debug	Run/Step/	Stop affect cu	irrent core only		Go to
Files	۰ نې	328 329	DCD DCD	^	Disas
🗆 🌒 hello_world_cm4 - D	ebug 🗸	330	Vectors_End		
🕂 🕀 🛋 board		331			
doc 🖬 🖬 doc		332	Vectors	1	
Figure 24. Multicore mode selection op	tions				

5 Multicore projects in MCUXpresso

Multicore MCUs can be designed in many ways. However, within MCUXpresso IDE, there is an underlying expectation that one core (the Master) will control the execution (or at least the startup) of code running on other (Slave) core(s). This section describes:

- · How to make a brand new multi-core project.
- Make a multi-core project from a pair of existing projects (slave and master pair).
- How to debug a multi-core project in MCUXpresso.

5.1 Multi-core project creation

Multicore application projects as described below consists of two linked projects:

• One project containing the Master code.

• One project containing the Slave code.

The **Master** project contains a link to the **Slave** project which will cause the output image from the **Slave** to be included into the **Master** image when the Master project is built.

NOTE

Building the Master project will trigger the Slave project to be built first.

5.1.1 Creating a master/slave project pair (using an SDK)

Since the Master project's configuration needs to reference the slave project, the slave project should be created first.

To create the slave project, perform the following operations:

1. Drag and drop the SDK zip file into the **Installed SDKs** view (if the SDK has not already been installed) to install an SDK. In the window that appears, click **OK** and wait until the import has finished.

	Tinstalled SDKs 🛛 🔲 Propertie	es 📮 Console	Problems	🚺 Memory	🛞 Instruction
	To install an SDK, simply drag and	drop an SDK (zip) file/folder) into	the 'Installed	SDKs' view.
	Name	Version	Location		
Figure 25. Installed SDKs	view in MCUXpresso ID	E			

2. Launch the New Project Wizard, select frdmk32l3a6 and click Next.

SDK Wizard						-	
Creating project for device: K3	L3A60xx using board: FRDM-K32L3A	46				NF	
Board and/or Devi	ce selection page						
SDK MCUs	Available boards						↓ ^a z↑ ^a z ⊿
CUs from installed SDKs	Please select an available	board for your project.					
NVD K22I 2A60ww							
INAP KSZLSAUUXX	Supported boards for d	evice: K32L3A60xxx					
✓ K32L3A60							/
K32L3A60xxx							
> K32W0X25							
> K0X							
> KLZX							
> KL4x	and the parties of the state						
> KVDX							
> KW3X							
> KVV4X		SDK					
	frdmk32l3	<u>la6</u>					
Preinstalled MCUs							
Us from preinstalled LPC and neric Cortex-M part support	1						
Target	^						
> LPC1102							
> LPC112x							
> LPC11Axx							
> LPC11E6x							
> LPC11Exx							
> LPC11U6x							
> LPC11Uxx							
> LPC11xx							
> LPC11xxLV	× <						>
(ID 1 K2212460							
ected Device: K32L3A00XX	x using board: FRDM-K32L3A0		SDKs for selected MCU				
rget Core: multicore o	evice with cores: cortex-m0plus corte	ex-m4	Name	SDK Version	Manifest Ve	Location	
escription: K32L3A60:	(inetis® K32L3A60 72MHz, 386KB SR/	AM Microcontrollers (MCUs)	SDK_2.x_FRDM-K32L3A6	2.6.0 (Stage	3.5.0	Common>\SDK_2.	6.0_FRDM
based on A	RM® Cortex®-M4 Core and ARM® (Cortex®-M0P Core					
)				< Back	Next >	Finish	Cancel

3. On the **Confugure the project** page, select the **cmOplus** core. Make sure that **MOSLAVE** is selected in the core options (the Project will automatically be given the suffix of MOSLAVE). Drivers, utilities, etc. can be selected at this stage for the Slave project if required.

he source from the SDK will be copied you want to use linked files, please un Configure the project ject name: K32L3A60xxx_Project	into the workspace. zip the 'SDK_2.x_FRDM-K32L3A6' SDK.			
Configure the project				
oject name: K32L3A60xxx_Project				
		Project name suffix MOSLAVE		<i>B</i> _
Use <u>d</u> efault location				
ation: C:\Users\nxa07750\Documen	ts\MCUXpressoIDE_11.0.0_2516\workspace\K	(32L3A60xxx_Project		Browse
evice Packages	Board	Project Type	Project Options	
) K32L3A60VPJ1A	Default board files Empty board files	C Project OC++ Project C Static Library OC++ Static Library	SDK Debug Console	OUART
mponents d or remove SDK software componen Operating Systems Drivers CMSIS	nts Drivers Utilities Middleware Board Compo	nents Abstraction Layer Software Components		
Operating Systems			Ø.	•
type to filter Name Baracon-FreeRTOS Baracon-FreeRTOS Baracon-FreeRTOS	De An	scription nazon FreeRTOS, Real Time Operating System	Version 10.2.0 1.0.0	

4. Set the Arm Cortex-M0+ Slave memory configurations.

NOTE

The MCUXpresso IDE's managed linker script mechanism will default to link code to the first Flash region in this view (if one exists) and use the first RAM region for data, heap and stack.

To force the Arm Cortex-M0+ code to link to a specific area of memory, ensure that the desired memory region is at the top of the memory configuration list.

NOTE

To place the project in RAM, from the previous note, ensure the Flash region is removed and the desired RAM bank is at the top of the memory configuration list.

In this example, we chose memory region starting at 0x100000, which corresponds to the Arm Cortex-M0+ flash space, for the Arm Cortex-M0+ code and RAM starting at 0x900000 for the Arm Cortex-M0+ data.

						- 0
					NX	Pe
Advanced project	t settings					
C/C++ Library Settings						
et library type (and hosting	g variant) Redlib (semihost-nf)		~			
] Redlib: Use floating point	version of printf		Newlil	oNano: Use floating point versio	n of printf	
Redlib: Use character rath	er than string based printf		Newli	oNano: Use floating point versio	n of scanf	
Redirect SDK "PRINTF" to	C library "printf"		Redire	ct printf/scanf to ITM		
Include semihost HardFa	ult handler		Redire	ct printf/scanf to UART		
Memory Configuration emory details						Provense
	Name	Aliac	Location	Size	Driver	Browse
Flash	PROGRAM FLASH cm0plus	Flash	0x1000000	0x40000	FTFE 2K K32W0x cm0p	lus.cfx
RAM	SRAM_TCM	RAM	0x9000000	0x20000		Ŷ
RAM	FLEX_RAM	RAM2	0x48000000	0x1000		
RAM	USB_RAM	RAM3	0x48010000	0x800		
Add Flash Add RAM	S	plit Join Delete		Import Merge Export	Generate	

5. Click Finish to complete the creation of the Slave project.

To create the Master project, perform the following operations:

1. Launch the New Project Wizard, select **FRDMK32L3A6 SDK**, and click **Next**. Then, select **cm4 Core** and click the **MASTER** check box. This configures the wizard to create a Multicore project.

NOTE

The project will automatically be given the suffix MASTER. Drivers, utilities, etc. can be selected at this stage for the Master project if required.

ect name K32L3A60xx_Project Project name suffix MASTER Use default location Project name suffix Project Options vice Packages Board Project Type Project Options V S32L3A60VPJ1A	Browse.
Use default location tition: C_L\Users\nxa07750\Documents\MCUXpressoIDE_11.0.0_2516\workspace\K32L3A60xxx_Project vice Packages Board Project Type Project Options Default board files Default board files Dempty board files Dempty board files C Static Library C++ Static Library C++ Static Library C MSIS-Core C opy sources Import other files C moplus (cm0plus) MOSLAVE Omd (cm4) Moster 0	O UART
Board Project Type Project Options 0) K32L3A60VPJ1A 	Browse.
Vice Packages Board Project Type Project Options 0 K32L3A60VPJ1A Default board files Empty board files C Static Library C ++ Static Library C ++ Static Library C copy sources Import other files 	() UART
V K32L3A60VP11A © Default board files ○ Empty board files ○ C Static Library ○ C Static Library ○ C Static Library ○ C Static Library ○ C MSIS-Core ○ Copy sources ○ Import other files ○ Import other files	⊖ UART
res 0 cm0plus (cm0plus) M0SLAVE 0 cm4 (cm4) Moster ?	
nponents d or remove SDK software components perating Systems [Drivers] CMSIS Drivers] Utilities] Middleware] Board Components] Abstraction Layer] Software Components]	
Drivers	
type to inter	
Name Description version EWM Driver 201	
Flash Flash Driver 3.0.0	
FLEXBUS FLEXBUS Driver 2.1.0	
Bit Rexbus FLEXBUS Driver 2.1.0 Bit Rexio FLEXIO Driver 2.0.2	
Image: Betwide in the second	
Image: Pickbus FLEXBUS Driver 2.10 Image: Pickbus FLEXIO Driver 2.02 Image: Pickbus FLEXIO Driver 2.19 Image: Pickbus FLEXIO SPI Driver 2.13	
Image: Betwide Service 2.1.0 Image: Betwide Service FLEXID Driver 2.0.2 Image: Betwide Service FLEXID Driver 2.1.9 Image: Betwide Service FLEXID SPI Driver 2.1.3 Image: Betwide Service FLEXID SPI EDMA Driver 2.1.3	
Image: Besize pi and the state pi	
Image: Spin Spin Spin Spin Spin Spin Spin Spin	
Image: Section of the section of t	
Exbus FLEXBUS Driver 2.10	
Image: Section of the sectio	
Image: Section of the state of the	
Image: Section of the sectio	
Image: Section of the sectio	
Implementation FLEXBUS Driver 2.10 Implementation FLEXIO Driver 2.02 Implementation FLEXIO Driver 2.19 Implementation FLEXIO SPI Driver 2.13 Implementation FLEXIO VART Driver 2.15 Implementation FLEXIO UART Driver 2.15	
Image: Section of the section of t	
Image: Section of the sectio	

2. Set the Arm Cortex-M4 Master memory configurations.

NULE

The MCUXpresso IDEs managed linker script mechanism will default to link code to the first Flash region in this view (if one exists) and use the first RAM region for data, heap and stack.

To place the Arm Cortex-M4 project code in a specific section of memory, ensure that the desired memory region is at the top of the memory configuration list. In this example, we are placing the Arm Cortex-M4 code in the Arm Cortex-M4 flash, which starts at address 0x0, and the Arm Cortex M4 data in RAM starting at 0x20000000.

NOTE

If we want to place the project in RAM, from the previous note, ensure the Flash regions are removed and the desired RAM bank is at the top of the memory configuration list.

 Click Browse next to the Slave project for MOSLAVE selection box (as shown in Figure 30) to select the Slave project within the Workspace.

ease select a slave project to						
case select a slave project o	o link for multicore projects!					
C/C++ Library Settings						
Set library type (and hosting	g variant) Redlib (semihost-nf)		~			
Redlib: Use floating point	version of printf		Newlib	Nano: Use floating point version	of printf	
Redlib: Use character rath	er than string based printf		Newlib	Nano: Use floating point versior	of scanf	
Redirect SDK "PRINTF" to	C library "printf"		Redirec	t printf/scanf to ITM		
] Include semihost HardFa	ult handler		Redirec	t printf/scanf to UART		
Hardware settings						
t Floating Point type	4 CD /(I] ADI)					
PPV-	4-5P (Hard Abi)					~
MCU C Compiler						
inguage standard Compil	ler default					\sim
MCU Linker						
Link application to PAM						
Jenne application to roaw						
Memory Configuration						
lemory details						
Default LinkServer Flash Dri	ver					Browse
Туре	Name	Alias	Location	Size	Driver	
Flash	PROGRAM_FLASH_cm4	Flash	0x0	0x100000	FTFE_4K_K32W0x_cm4.cfx	0
Flash	PROGRAM_FLASH_cm0plus	Flash2	0x1000000	0x40000	FTFE_2K_K32W0x_cm0plus	
RAM	SRAM_DTC_cm4	RAM	0x20000000	0x30000		
RAM	SRAM_TCM_cm0plus	RAM2	0x9000000	0x20000		
RAM	SRAM_ITC_cm4	RAM3	0x8000000	0x10000		
RAM	FLEX_RAM	RAM4	0x48000000	0x1000		_
RAM	USB_RAM	RAM5	0x48010000	0x800		
Add Flash Add RAM	SI	olit Join Delete	[Import Merge Export	Generate	
Multicore slave projects	settinos					
tionally allow an existing s	lave project to be associated with this	s project.				
lave project for M0SLAVE			Browse Link Section	RAM2		\sim
By default, the slave imag	es will be placed in the RAM2 block o	of the master project's men	nory map. The slave memory s	etting in the master project sho	uld match how the slave project was bu	ilt.
				< Back	Next > Finish	Cancel

4. Select the previously created Slave project and click OK.

Slave project selection for M0SLAVE			×	
Select a slave project to link with the ma	ster proje	ct being	g created.	
K32L3A60xxx_Project_M0SLAVE				
	,	6		
		Ca	incel	
31. New Project Wizard SDK Arm Cortex-M4 Master Slave	Selectio	n		

5. Make sure that the Link Section name (the default value is **RAM2**) is a memory region that matches the linked address of the Slave project. In this case, we select **PROGRAM_FLASH_cm0plus** as it corresponds to address 0x1000000.

Туре	Name	Alias	Location	Size	Driver	
Flash	PROGRAM_FLASH_cm4	Flash	0x0	0x100000	FTFE_4K_K32W0x_cm4.cfx	
Flash	PROGRAM_FLASH_cm0plus	Flash2	0x1000000	0x40000	FTFE_2K_K32W0x_cm0plus	
RAM	SRAM_DTC_cm4	RAM	0x20000000	0x30000		
RAM	SRAM_TCM_cm0plus	RAM2	0x9000000	0x20000		
RAM	SRAM_ITC_cm4	RAMB	0x8000000	0x10000		
RAM	FLEX_RAM	RAM4	0x48000000	0x1000		
RAM	USB_RAM	RAM5	0x48010000	0x800		_
Add Flash Add RAM	tings	Split Join Delete	Import	Merge Export Gene	rate	
ionally allow an existing slave	e project to be associated with th	is project.				
ve project for M0SLAVE	K32L3A60x	xx_Project_M0SLAVE	Rowse Link Section	PROGRAM_FLA	SH_cm0plus	\sim
		- Culture			h h an the star of the transfer	-

6. Click Finish to generate the Master project.

5.1.2 Editing existing project settings for Multicore

If you wish to make a multi-core project from two existing projects (one for the Arm Cortex-M4 and the other one for the Arm Cortex-M0+), perform the following modifications to the project settings. The multi-core hello_world example located in the FRDMK32L3A6 SDK will be used as a guiding example.

1. Modify the slave project settings.

Go to Project Properties -> C/C++ Build -> MCU Settings

In the memory details, edit the list so that the memory region you want the Arm Cortex-M0+ code to be placed in is at the top of the list. For this example, we chose memory region starting at 0x1000000.

NOTE

Default LinkServ	ver Flash Driver				Br
Туре	Name	Alias	Location	Size	Driver
Flash	PROGRAM_FL	Flash	0x1000000	0x40000	FTFE_2K_K32
RAM	SRAM_TCM	RAM	0x9000000	0x20000	
RAM	FLEX_RAM	RAM2	0x48000000	0x1000	
RAM	USB_RAM	RAM3	0x48010000	0x800	
Add Flash A	dd RAM Sp	lit Join Delete	e Import.	Merge Exp	port Generate

To place the project in RAM, from the previous note, ensure the Flash regions are removed and the desired RAM bank is at the top of the memory configuration list.

2. Go to Project Properties -> C/C++ Build -> Settings -> Tool Settings -> MCU Linker -> Multicore, select the desired configuration, and ensure that the project is configured as MOSLAVE.



NOTE

The same build configuration must be selected for both the Arm Cortex-M4 and Arm Cortex-M0+ projects.

3. Click **OK** to save the changes and close the project properties window.

Now it's time to edit the Master project settings.

- 1. Go to Project Properties -> C/C++ Build -> MCU Settings.
- In the memory details, edit the list so that the memory region you want the Arm Cortex-M4 code to be placed in is at the top of the list. For this example, we chose memory region starting at 0x0. Additionally, ensure that the memory region that you chose for the Arm Cortex-M0+ code is also in the list.

NOTE

The MCUXpresso IDE's managed linker script mechanism will default to link code to the first Flash region in this view (if one exists) and use the first RAM region for data, heap and stack.

Flash PROC Flash PROC	GRAM_FLASH_cm4	Flash			
Flash PROC			0x0	0x100000	FTFE_4K_K32W
	GRAM_FLASH_cm0plus	Flash2	0x1000000	0x40000	FTFE_2K_K32W
RAM SRAN	M_DTC_cm4	RAM	0x20000000	0x30000	
RAM SRAN	M_TCM_cm0plus	RAM2	0x9000000	0x20000	
RAM SRAN	M_ITC_cm4	RAM3	0x8000000	0x10000	
RAM FLEX	(_RAM	RAM4	0x48000000	0x1000	
RAM USB_	RAM	RAM5	0x48010000	0x800	

NOTE

To place the project in RAM, from the previous note, ensure the Flash regions are removed and the desired RAM bank is at the top of the memory configuration list.

- Go to Project Properties -> C/C++ Build -> Settings -> Tool Settings -> MCU Linker -> Multicore and select the desired configuration. The selected configuration should be the same as that of the Slave project. In this case, we chose the Debug configuration for both.
- 4. Select the checkbox for M0SLAVE to indicate that there is a slave project that should be linked to the Arm Cortex-M4 project. Then, select the appropriate master memory region in which the Arm Cortex-M0+ code will be placed. This should correspond to the memory region chosen in the Arm Cortex-M0+ project properties. In this example, we chose PROGRAM FLASH cm0plus, which corresponds to memory starting at 0x1000000.



5. Under the Slave application, click on the ellipsis to open a window to select the object file for the slave project.

🗧 Tool Settings 🎤 Build steps	🚇 Build Artifact 🖥	Binary Parsers 😣 Error Parsers	
🗸 🛞 MCU C Compiler	Multicore slaves		
🖄 Dialect	Slave name	Master memory region	Slave application (object)
Preprocessor	MOSLAVE	PROGRAM_FLASH_cm0plus	{workspace_loc:/K32L3A60xxx_Proj
Optimization			
🖉 Debugging			

6. This file should be in the selected configuration folder after building the slave project.

7. Go to *Project Properties -> Project References* and select the checkbox for the slave project.



8. Click **OK** to save the changes and close the project properties window.

6 Multicore debug in MCUXpresso

The Master core debugger handles flashing of both the primary and the auxiliary core applications into the SoC flash memory; therefore, the Master project should be run (debugged) first. However, before debugging, you must ensure that the slave project debug settings are configured correctly for multi-core debugging.

6.1 Configuring slave debug settings

With the slave project selected, go to **Project Properties** -> **Run/Debug Settings**. Select the debug configuration and click **Edit**, as shown in Figure 40.

type filter text	Run/Debug Settings	← - ⇒ -
 Resource Builders C/C++ Build 	This page allows you to manage launch configurations associated with the currently selected Launch configurations for 'frdmk32w042_multicore_examples_hello_world_cm0plus':	resource.
Environment Logging MCU settings	 frdmk32w042_multicore_examples_hello_world_cm0plus LinkServer Debug frdmk32w042_multicore_examples_hello_world_cm0plus LinkServer Release frdmk32w042_multicore_examples_hello_world_cm4 LinkServer Release 	New Duplicate
Settings Tool Chain Editor > C/C++ General		Edit Delete
Project References Run/Debug Settings		
> Validation		
Figure 40. Arm Cortex-M0+	slave edit run/debug settings	

NOTE

If no configurations are available, click new to create a new configuration. Be sure to click **Search project** and select the binary from the slave project. You may also need to build the slave project before executing this step.

In the **Edit** launch configuration properties window, click on the **LinkServer Debugger** tab and check **Attach only**, as shown in Figure 41.

🔀 Edit Configuration	- 🗆 X
Edit launch configuration pro	perties 🔅
Name: K32L3A60xxx_Project_M0	SLAVE Debug
📄 Main 🟇 GDB Debugger 🚺	🕽 LinkServer Debugger 🔪 🏟 GUI Flash Tool) 🕸 Other Symbols 🕽 🕨 Startup 🧤 Source 🔲 Common
IS LinkServer Debugge	er
Debug Options	
Debug Connection SWD 🗸	Edit JTAG configuration
LinkServer Options	
▼ Debug Connection	
Settings for the debug conne	ection
Attach only Reset o	in Connect
Reset script	V Workspace File System
Connect script	V Workspace File System
BootROM stall	
Flash driver reset handling	Reset handling
Disconnect behavior	cont ~ Semihosting support On ~
	Revert Apply
?	OK Cancel
Figure 41. Arm Cortex-M0+ sl	ave attach only settings

6.2 Primary core debugging

To download and run the multicore application, switch to the Master application project and perform all steps as described in Section 7.3 Run an example application in *MCUXpresso IDE User Guide* (found in <K32L SDK root>\docs). These steps are common for both single core applications and the Master side of dual-core applications, to ensure that both sides of the multicore application are properly loaded and started.

U Quickstart Panel 💥 (x)= Variables 💁 Breakpoints	
MCUXpresso IDE - Quickstart Panel Project: K32L3A60xxx_Project_MASTER [Debug]	^
 Create or import a project 	
New project New project Import SDK example(s) Import project(s) from file system	
▼ Build your project	
Clean	
→ Debug your project	🔝 👻 🔛 🗶 💌
Terminate, Build and Debug	
▼ Miscellaneous	
 Edit project settings MCUXpresso Config Tools>> Quick Settings>> 	
Export project(s) to archive (zip) Export project(s) and references to archive (zip)	
Build all projects [Debug]	~
Figure 42. Debug K32L3A60xxx_Project_MASTER Case	

Available attached	probes			
Name	Serial number/ID	Туре	Manu	IDE Debug Mode
S CMSIS-DAP v1	02370b0620130	LinkS	ARM	Non-Stop
Supported Probes (tick/ur MCUXpresso IDE Link P&E Micro probes SEGGER J-Link probes	tick to enable/disable) Server (inc. CMSIS-DAP) pi	robes		
Probe search options Search again Remember my selection	(for this Launch configura	ition)	OK	Cancel



From here, you can continue to debug the application as if it were a single core device. Or you could continue on to learn how to debug the secondary core at the same time.

6.3 Secondary core debugging

It is possible to debug both sides of the multicore application in parallel by attaching to the running application of the slave core. After creating and running the debug session for the master core, perform the same steps for the slave core application. Highlight the multicore slave project in the Project Explorer and click **Debug** in the **Quickstart Panel**, as shown in Figure 45.



After initializing the slave debug session, you can see two separate threads that you can control from the single IDE, as shown in Figure 46. You can synchronize suspension/resumption of both cores using **Suspend All Debug sessions** and **Resume All Debug sessions** controls.



Now, the two debug sessions are opened, and the debug controls can be used for both debug sessions depending on the debug session selection. At this point, it is possible to suspend and resume individual cores independently. It is also possible to make synchronous suspension and resumption of both cores with either following methods:

Dual-core Project Creation and Conversion for K32L3A6 Devices, Rev. 0, 01/2020

select both opened debug sessions (multiple selection) and click Suspend/Resume (highlighted in Figure 47).



• use the Suspend All Debug sessions and Resume All Debug sessions buttons (highlighted in Figure 48).



7 Multicore code

The project settings for the primary core and secondary core are only part of the dual-core project aspect. The source code for each project must be written to take into account the operations of the other core. In general, the primary core is expected to configure the common clocks, peripherals, and memory. In doing this, the secondary core will have to do minimal work once it is released from reset, but there is absolutely nothing preventing the secondary core from setting up its own areas.

As there is no mechanism for the secondary core to release on its own, the primary core must release the secondary core from reset with any of the following methods:

- 1. using the MCMGR (Multicore Manager) high-level drivers
- 2. using the MU (Messaging Unit) unit low-level drivers
- 3. using raw register accesses

The MCMGR high-level drivers provide flexibility and control for complex applications and can also register and trigger events between the cores. The MU unit low-level drivers simply give you access to the registers in a portable manner and would likely only be used if you have a simple program that needs to perform a limited number of actions. When using this option, it's important that the user understands what the target application is doing and how the interaction of the cores is happening. Raw register accesses should only be used for simple programs or when the user needs a custom function, driver, or has an advanced level of understanding of the MU and inter-core interaction. This application note only focuses on the use of the MCMGR high-level drivers as this is recommended. The MCMGR code is part of the MCUXpresso SDK package (see the middleware/multicore/mcmgr folder).

The project (both master and slave) needs the following files:

- mcmgr.c
- mcmgr.h
- mcmgr_internal_core_api.h
- mcmgr_internal_core_api_k3213a6.c
- mcmgr_mu_internal.c

NOTE

The files are already added to the hello_world multicore project, but you may need to add them manually to your own project(s).

debug		~
Files	\$	•
🗆 🌒 hello_world_cm4 - debug	~	
- 🕀 🛋 board		
├─Ð 🛑 CMSIS		
H 🖬 🖬 component		
œ 💼 device		
Here doc		
— ⊞ 🖬 dri∨ers		
-🖓 🔳 mcmgr		
⊢⊞ lei mcmgr.c		
- In mcmgr.h	_	
├── ⊾ mcmgr_internal_core_api.h		
H ⊡ mcmgr_internal_core_api_k32l3ab.c	_	
u mcmgr_mu_internal.c		

In addition, the path to the header files must be made known to the compiler. The path shown in Figure 50 should be included in your preprocessor search path.

NOTE The path is already added to the hello_world multicore project, but you may need to add it manually for project(s) you are converting.

oalogoly.				Fa	ctoru Settings
General Options	Multi-file Com	pilation		16	ictory Settings
Static Analysis	Discard L	Inused Publics			
Runtime Checking					
C/C++ Compiler	MISRA-C:	1998	Encodings	Extr	a Options
Assembler	Language 1	Language 2	Code	Optimization	s Output
Output Converter	List	Preprocessor	Diagno	stics MI	SRA-C:2004
Debugger Simulator CADI CMSIS DAP GDB Server I-jet J-Link/J-Trace TI Stellaris Nu-Link PE micro ST-LINK Third-Party Driver	Additional inclu \$PROJ_DIR\$ \$PROJ_DIR\$ \$PROJ_DIR\$ \$PROJ_DIR\$ \$PROJ_DIR\$ \$PROJ_DIR\$ Preinclude file: Defined symbol DEBUG CPU_K32L3A MCMGR_HAI SEMIHOST	Ide directories: (on //////dev //////dev //////dev //////dev //////dev //////dev /////dev /////dev ////dev ////dev /	e per line) icces/K32L3/ dleware/mult icces/K32L3/ icces/K32L3/ icces/K32L3/	A60 icore/mcmgr/sro A60/drivers A60/drivers A60/drivers Processor outp Preserve comm Generate #line	ut to file ents directives

In addition, the MU drivers will also be needed. They are $fsl_mu.c$ and $fsl_mu.h$.



NOTE

The preprocessor search path should include the file path to these driver files.



To use the MCMGR high-level drivers, there are two initialization functions that need to be called. These calls apply to both master and slave project(s), as shown in Figure 53.

int main(void) { /* Initialize MCMGR - low level multicore management library. Call this function as close to the reset entry as possible, (into the startup sequence) to allow CoreUp event triggering. */ MCMGR EarlyInit(); /* Initialize MCMGR, install generic event handlers */ MCMGR Init(); /* Init board hardware.*/ PORD Tricpler Course Figure 53. MCMGR initialization function calls

The MCMGR_EarlyInit function must be called as close to the reset entry as possible. This function enables the clock gate to the MU unit and triggers the core up event that is propagated to the counterpart core. The MCMGR_Init function must be called from main and enables all of the other MCMGR API to be used.

Once these functions have been called, the master software should then call the MCMGR_StartCore function to start the secondary core. This function call is as shown in Figure 54.

```
/* Boot Secondary core application */
PRINTF("Starting Secondary core.\r\n");
MCMGR_StartCore(kMCMGR_Core1, CORE1_BOOT_ADDRESS, 5, kMCMGR_Start_Synchronous);
PRINTF("The secondary core application has been started.\r\n");
```

Figure 54. MCMGR function to start the secondary core

The MCMGR StartCore function requires the following arguments:

- mcmgr_core_t coreNum: This should be either kMCMGR_Core1 or MCMGR_Core0. Core0 is the Arm Cortex-M4 core and Core1 is the Arm Cortex-M0+ core.
- void *bootAddress: This is a pointer to the beginning of the secondary core's application. The only valid options are the start of the secondary core's flash memory space or the RAM memory space.
- uint32_t startupdata: This is some user/application data (variable, or array, or function) to be passed from the primary core to the secondary core during the startup. For instance, it can be leveraged in case of rpmsg inter-core communication for passing the shared memory base address from the master side to the remote side.
- mcmgr_start_mode_t mode: This is the mode with which you want the cores to start. Valid options are kMCMGR_Start_Synchronous or kMCMGR_Start_Asynchronous. If kMCMGR_Start_Synchronous is used, the primary core will start the secondary core and then wait for an event from the secondary core before continuing operation. Otherwise, the primary core will start the secondary core and immediately continue operation.

The slave core may either just start and do nothing, or retrieve any startup data that it was passed. Figure 55 shows an example.



How the slave core processes this data depends on the specifics of your application.

8 Conclusion

This application note has shown, through a simple example, how multicore projects are created, compiled, and debugged. The SDK package for the K32L series devices contains many multicore examples to aid in your project development. These examples include Embedded Remote Procedure Call examples, Remote Processor Messaging examples, demonstrations of the SDK's Multicore Manager drivers, and Resource Domain Manager examples. More information on all of these resources can be found at <KSDK_ROOT>/multicore in the respective resources folder.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 01/2020 Document identifier: AN12673

