

AN1194

How to use PN51x Demo Board

Rev. 3.1 — 23 November 2010
119431

Application note
PUBLIC

Document information

Info	Content
Keywords	PN51x
Abstract	This document provides information on the PN51x demo board.



Revision history

Rev	Date	Description
3.1	20101123	Title and security level changed, no content change
03.00	2007-03-05	Extended to V3, Modification for Smart Card Adapter and DF8 Add On Board
02.10	2005-10-20	final version of PCB – exchange of pictures and drawings
02.00	2005-10-12	modifications to PCB
01.00	2005-08-17	first draft

Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction

1.1 Scope

This document describes the functionality of the demonstration reader based on the PN51x. It includes the functional and electrical specifications and gives the needed details to use this reader as a reference design.

This reader implementation is based on the HVQFN32 package of the PN51x device.

The PN51x itself is described in the corresponding data sheet (see reference [1]).

The application note *"NFC Transmission Module antenna and RF Design Guide"*, describes the antenna tuning procedure (see reference [2]).

1.2 Features

- Single 5 V up to 12 V unregulated external power supply
- RS232 DSUB9 connector for easy connection to a host PC
- Regulated voltage supply for all supply voltages
- PN51x Variable Supply Voltage
 - TVDD = AVDD = DVDD: adjustable, 3.3V or 2.8 V
 - PVDD: adjustable, 1.8V or equal to DVDD
 - SVDD: adjustable, 1.8V, 2.8V or 3.3V
- NRESET, IRQ signals externally accessible
- Support of S2C interface
- Analog test signal pins AUX1 and AUX2
- Digital test signal pins D6, D5, D4, D3, D2 and D1 depending on the interface
- Breakable line between serial RS232 and PN51x section
- Breakable line between serial PN51x and antenna matching section
- Breakable line between antenna matching and antenna section
- PN51x reader section can be connected via:
 - Serial UART
 - I2C
 - SPI
- Antenna size: 33.5 mm x 51.0 mm

2. Functional Description

The PN51x demonstration reader is a complete NFC reader based on the PN51x. The reader PCB itself is divided in 4 parts:

Table 1. PCB sections

Measure	Reason
Interface section	Enables the direct connection to an RS 232 interface via a DSUB9 socket connector.
Reader section	NFC reader module. This module is the basic PCB including the PN51X NFC IC and all required components for a NFC reader plus the filter circuitry.
Antenna matching section	Matching circuit for single ended or complementary driver operation
Antenna section	Antenna coil PCB including the resistor R_Q for quality factor adjustment.

Three areas to break the PCB are foreseen for easy adaptation of the demonstration reader:

- Between the interface section and PN51x section
- Between the PN51x section and the antenna matching section
- Between the antenna matching section and the antenna section

The default configuration uses pins and jumpers to connect the PCB sections. It is also possible to use 0 Ohm resistors instead of the pin and jumper connection.


The PN51x demonstration reader PCB offers the possibility to be directly connected to microcontroller with serial UART, SPI or I2C interface.

Note: In case of a direct connection to a microcontroller, the input and output voltage levels must be observed.

For a detailed view of all different layers of the PN51x evaluation reader PCB, refer to [section 5](#).

3. PCB Marking

Depending on the reader IC version and some external modifications, the PCB is labeled on the reader and antenna section (see Fig 1).



4. Schematic Description

4.1 Schematic Overview

The following parts describe the PN51x evaluation reader schematic, the part list and the layout of the PCB completely in order to give the user the possibility to take the evaluation reader as a reference design for an own NFC integration




Fig 2. Schematic Overview

Note: The Antenna part and the antenna matching section shows the basic schematics only. The actual values used circuit and the relevant parts are described in following chapters.

4.2 Interface Section

4.2.1 Power Supply




Fig 3. Power Supply

The power supply can be connected with a 2.5 mm dc plug. According default configuration the resistors R04, R05 and R06 are not assembled. With these resistors the PCB can be adjusted to customer needs. The polarity of the plug is managed automatically on the PCB, therefore it's not relevant. The supplied voltage should be in a range of 5.0V up to 12.0V and can be unregulated. The power supply should be able to provide at least 200 mA.

The main supply voltage on the interface section is 3.3 V regulated.

After plugging in the voltage supply, the LED on the PCB should light up.

Even in case of a PC/SC reader connection, the power is provided by this external supply. The supply from the PC/SC reader is only used to generate a cold reset. Please see therefore the Card Interface section.

4.2.2 Host Interface




Fig 4. DSUB-9 Connector Pinning

The DSUB-9 socket is used on one side for a standard RS232 connection to the PC or other host controller and on the other side for as a connection to a PC/SC smart card reader. Therefore each pin has several use cases depending on the application.

Table 2. DSUB-9 Pinning Assignment

Pin	RS232 (DCE)			PC/SC Card Interface		
	Signal	D	Voltage [V]	Signal	D	Voltage [V]
1	DCD (Data Carrier Detect)	O	± 3 - 12	IO3/DM (ISO IO3, USB D-)	IO	0 - 5
2	RD (Receive Data)	O	± 3 - 12	-		
3	TD (Transmit Data)	I	± 3 - 12	VCC (ISO VCC)	Pwr	0 - 5
4	DTR (Data Terminal Ready)	I	± 3 - 12	RST (ISO RST)	I	0 - 5
5	GND	Pwr		GND	Pwr	
6	DSR (Data Set Ready)	O	± 3 - 12	IO1 (ISO IO1)	IO	0 - 5
7	RTS (Ready To Send)	I	± 3 - 12	IO2/DP (ISO IO2, USB D+)	IO	0 - 5
8	CTS (Clear To Send)	O	± 3 - 12	CLK (ISO CLK)	I	0 - 5
9	RI (IRQ)	O	± 3 - 12	-		

In case, that a card reader is connected and the configuration is in card reader mode - the behavior is like expected.

4.2.2.1 PC connection in secure card reader mode

The PC expects voltage levels of $\pm 5-12$ V, whereas the output voltage levels are 0 - 2.8V and the expected Input voltage levels are in a range of 0 - 5 V. The output voltage levels should not harm the PC interface. On the other side the higher PC voltage levels would influence the VCC pin. Since this voltage level is only used to switch the onboard voltage regulator - the influence is not critical. Another pin would be RST. Also this pin is protected by a diode - therefore it will not harm in secure card reader mode. Signal RTS is not connected in secure card reader mode - therefore there is no influence.

4.2.2.2 Card reader connection in contactless reader mode

In this case the expected voltage levels on card reader side are 0-5 V. whereas the output voltage levels are $\pm 5-12$ V. The input voltage levels will not harm the contactless reader mode device. Output signals are only available on pin RD / RI, but in this case there is no signal connection to the PC/SC reader device - so in any combination, a misuse should not harm any of the involved devices. For sure, a functional combination is not given.

4.2.3 RS232 Transceiver IC




Fig 5. RS232 Transceiver IC

Resistor C09 and C07 are assembled, dependent on the type of IC3.

4.2.4 Configuration Settings RS232 vs. PC/SC

Table 3. Configuration Setting

Device	RS232	PC/SC
JP1	Solder bridge between 1 – 2	Open
JP2	Solder bridge between 2 – 3	Open
R02	Optional - Not assembled	Not assembled
R03	Not assembled	100R
SJ1	Closed	Open
SJ2	Closed	Open
SJ3	Open	Open
SJ4	Closed	Open
SJ5	Closed	Open
SJ6	Closed	Open
SJ7	Closed	Open
SJ8	Closed	Open
SJ9	Closed	Open
SJ10	Closed	Open

- JP ... Solder Jumper
- R ... Resistor – value given
- SJ ... Solder Jumper




Fig 6. Jumper Settings

4.2.5 Connector to reader section

This connector can be assembled either with pin heads, sockets or simple solder bridges. The wire holes are on a 2.54 mm grid. Between these wire holes there is a milling line. If you remove the solder bridges, you can easily break the PCB along the milling line. In this case you can operate the reader section with a microcontroller with various interfaces.




Table 4. Connector to reader section pin description

Interface Section		Reader Section			
Description	Pin	Description			
		UART	I2C	SPI	PC/SC
HC00	1	IRQ	IRQ	IRQ	-
HC01	3	RXD	SDA	NSS	IO1
HC02	5	TXD	SCL	MISO	CLK
GND_IO	7	GND	GND	GND	GND
HC04	9	D6	D6	MOSI	IO2 / DP
HC05	11	D5	D5	SCK	IO3 / DM
HC06	13	NReset	NReset	NReset	RST
TD	15	VDD_PP	VDD_PP	VDD_PP	VCC
VDD_IO	17	VDD_J	VDD_J	VDD_J	VDD_J

Please pay attention to the valid supply range of VDD_J (main power supply for the reader section) and VDD_PP (pad power supply for the reader IC).

The voltage levels for pins 2, 4, 6, 10, 12, and 14 are related to the selected VDD_P (Pad VDD).

On pin 16 an additional pad VDD for the PN51x IC can be provided. An input voltage on this pin is not mandatory, if another pad voltage is selected. In this case the pin can be left open.

4.2.6 Parameter Selection on PCB




Fig 8. Parameter Selection Top Layer




Fig 9. Parameter Selection Placement Top Layer




Fig 10. Parameter Selection Bottom Layer




Fig 11. Parameter Selection Placement Bottom Layer

4.3 Reader Section

4.3.1 Interface Selection




Fig 12. Interface Selection

The interface selection of the reader section is made by two solder jumpers. Low means GND potential at the input pin and HIGH means PVDD at the input pin. The factory default value is indicated by a “*”.

Table 5. Interface Options

Pin	UART* (default)	SPI	I ² C
A0	LOW	HIGH	LOW
A1	LOW	LOW	HIGH

4.3.2 I²C Slave Address Configuration




Fig 13. Slave Address Configuration

In order to use the I2C bus, the bus slave address has to be selected. The slave address consists of 7 bits, where 4 bits (slave address bit 6, 5, 4, 3) are fixed to 0101. The remaining 3 bits (slave address bit 2, 1, 0) can be selected externally. Please pay attention, by default these jumpers are not configured at all.

Table 6. I2C slave address selection

Slave Address	D4 (S2)	D5 (S1)	D6 (S0)
0101 XXX (default)	NC	NC	NC
0101 000	LOW	LOW	LOW
0101 001	LOW	LOW	HIGH
0101 010	LOW	HIGH	LOW
0101 011	LOW	HIGH	HIGH
0101 100	HIGH	LOW	LOW
0101 101	HIGH	LOW	HIGH
0101 110	HIGH	HIGH	LOW
0101 111	HIGH	HIGH	HIGH

4.3.3 Supply Voltage Generation




Fig 14. Generation of 2.8V and 1.8V supply voltages

The main section supply (VDD_J) is used to generate two additional supply voltages, which can be selected for various purposes.

If you are using these voltage regulators, the supply range of VDD_J should be between 3.0 V and 6.0 V.

If the voltage on VDD_J is directly used to supply the reader IC, the supplied voltage on the VDD_J interface pin should be in a range of 2.5 V to 3.6 V.

As default option VEN should be connected directly to VDD_J by means of solder jumper SJ10. Only in combination with add on boards this voltage enable is controlled differently.

4.3.4 Voltage selection




Fig 15. Voltage selection JP7

The supply VDD for driver, analog and digital part can be selected between the direct pin voltage VDD_J and the output of the onboard voltage regulator of 2.8 V.

The serial resistors in the power supply line are for current measurement. By default zero ohm resistors are used.

Table 7. Reader IC supply voltages

TVDD, AVDD, DVDD	On board voltage (default)	External voltage
XVDD	2V8	VDD_J

4.3.5 Pad Supply Voltage selection




Fig 16. Voltage selection

The pad supply voltage has to be selected according the interface voltage of the external microcontroller or level shifters.

Table 8. Pad supply voltage selection JP13

Pad VDD	Reader supply voltage XVDD (default)	External voltage	On board voltage
PVDD	XVDD	VDD_PP	1V8

4.3.6 SVDD voltage selection




Fig 17. S2C voltage selection

The S2C supply voltage depends on the selected supply voltage for the external S2C controller. Even if no external controller is available, this voltage should be selected.

Table 9. S2C supply voltage selection JP15

S2C VDD	External voltage	On board voltage (default)	On board voltage	switched pin voltage
SVDD	VDD_J	2V8	1V8	VDD_P

4.3.7 Switched Supply Voltage




Fig 18. Switched supply voltage JP14

For low power applications the output ports of the reader IC can be used as supply pins. Each pin is able to provide up to 4 mA. Please encounter the resulting voltage drop at the pins. For applications, where only a small voltage drop compared to PVDD is acceptable, more than one pin can be used in parallel. As a consequence these pins are no longer available as debug pins. The selection can be made by means of jumper JP14. According to the default configuration, this jumper is not assembled, that means, this option is also not valid during SVDD selection.

4.3.8 Test Signal Output




Fig 19. Test Signal Output JP16, JP6

In order to qualify the performance of the reader and detect a potential weakness, several test signals are available.

For digital test signals the digital test bus is available on the separate debug connector.

Two analog test signals are available on solder pads at the bottom side of the PCB. For measurements directly on the RX pin a separate solder pad is available. Please pay attention that measurements at the RX pad should be preferred done with a differential probe.

4.3.9 Extension Board Connector




Fig 20. Extension Connector X2D

Depending on the application, a more powerful extension connector is necessary.

4.3.10 Parameter Selection on PCB




Fig 21. Parameter Selection Top Layer




Fig 22. Parameter Selection Placement Top Layer




Fig 23. Parameter Selection Bottom Layer





Fig 24. Parameter Selection Placement Bottom Layer

4.4 Antenna Matching Section



The connector between the reader section and the antenna matching section as well as the connector between the antenna matching section and the antenna itself can be assembled either with pin heads, sockets or simple solder bridges. The wire holes are on a 2.54 mm grid. Between these wire holes there is a milling line. If you remove the solder bridges, you can easily break the PCB along the milling line.

The driver stage of the reader IC is connected to the signals TX1 and TX2. The receiver input is connected to the signal RX. All the necessary external circuitry is located at the reader section. The filter is dimensioned for a resonance frequency of about 14.3 MHz and also located on the reader section.

4.4.1 Complementary Output Stage

PN51x demonstration reader uses a complementary antenna. The following schematic drawing shows all the necessary devices and their values.




Fig 26. Complementary antenna circuit

Table 10. Assembly list for complementary antenna circuit

Part	Part No. in schematics	Value	Package	Type
L ₀	L1, L2	560 nH	0603	TDK MLF1608J
C ₀	C50/C51, C54/C55	220 pF	0603	COG, 1%, 25V
C ₁	C60, C61	18 pF	0603	COG, 1%, 25V
C _{2a}	C58, C59	47 pF	0603	COG, 1%, 25V
C _{2b}	C56, C57	6p8	0603	COG, 1%, 25V
C _{Rx}	C53	1 nF	0603	X7R, 5%, 25V
C _{vmid}	C52	100 nF	0603	X7R, 5%, 6V
R ₁	R30	1 kOhm	0603	5%
R ₂	R31 + R32	2.7 kOhm	0603	5%
R _Q	R35, R36	3.3 Ohm	0805	5%, 100mW

4.4.2 Parameter Selection on PCB





Fig 27. Antenna matching and antenna layout Top Layer

5. Layout






Fig 29. Component

6. References

- [1] Product Data Sheet; PN512 – NFC Transmission Module (Doc.Nr.:1113**)
- [2] NFC Transmission Module Antenna and RF Design Guide (Doc. Nr.: 1007**)

7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should

provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

MIFARE — is a trademark of NXP B.V.

8. List of figures

Fig 1.	Laser Marking	5
Fig 2.	Schematic Overview	6
Fig 3.	Power Supply	7
Fig 4.	DSUB-9 Connector Pinning	8
Fig 5.	RS232 Transceiver IC	9
Fig 6.	Jumper Settings	10
Fig 7.	Connector to Reader Section	11
Fig 8.	Parameter Selection Top Layer	12
Fig 9.	Parameter Selection Placement Top Layer	13
Fig 10.	Parameter Selection Bottom Layer	13
Fig 11.	Parameter Selection Placement Bottom Layer	14
Fig 12.	Interface Selection	14
Fig 13.	Slave Address Configuration	15
Fig 14.	Generation of 2.8V and 1.8V supply voltages	16
Fig 15.	Voltage selection JP7	17
Fig 16.	Voltage selection	17
Fig 17.	S2C voltage selection	18
Fig 18.	Switched supply voltage JP14	19
Fig 19.	Test Signal Output JP16, JP6	19
Fig 20.	Extension Connector X2D	20
Fig 21.	Parameter Selection Top Layer	21
Fig 22.	Parameter Selection Placement Top Layer	22
Fig 23.	Parameter Selection Bottom Layer	23
Fig 24.	Parameter Selection Placement Bottom Layer	24
Fig 25.	Antenna matching and antenna section	25
Fig 26.	Complementary antenna circuit	26
Fig 27.	Antenna matching and antenna layout Top Layer	27
Fig 28.	Layout	28
Fig 29.	Component	29

9. List of tables

Table 1.	PCB sections	4
Table 2.	DSUB-9 Pinning Assignment	8
Table 3.	Configuration Setting	10
Table 4.	Connector to reader section pin description....	11
Table 5.	Interface Options.....	15
Table 6.	I2C slave address selection	15
Table 7.	Reader IC supply voltages	17
Table 8.	Pad supply voltage selection JP13	18
Table 9.	S2C supply voltage selection JP15.....	18
Table 10.	Assembly list for complementary antenna circuit	26

10. Contents

1.	Introduction	3
1.1	Scope	3
1.2	Features	3
2.	Functional Description	4
3.	PCB Marking	5
4.	Schematic Description.....	5
4.1	Schematic Overview	5
4.2	Interface Section	7
4.2.1	Power Supply	7
4.2.2	Host Interface	8
4.2.2.1	PC connection in secure card reader mode	9
4.2.2.2	Card reader connection in contactless reader mode	9
4.2.3	RS232 Transceiver IC	9
4.2.4	Configuration Settings RS232 vs. PC/SC	10
4.2.5	Connector to reader section	11
4.2.6	Parameter Selection on PCB	12
4.3	Reader Section	14
4.3.1	Interface Selection	14
4.3.2	I ² C Slave Address Configuration	15
4.3.3	Supply Voltage Generation	16
4.3.4	Voltage selection	17
4.3.5	Pad Supply Voltage selection.....	17
4.3.6	SVDD voltage selection	18
4.3.7	Switched Supply Voltage	19
4.3.8	Test Signal Output	19
4.3.9	Extension Board Connector	20
4.3.10	Parameter Selection on PCB	21
4.4	Antenna Matching Section	25
4.4.1	Complementary Output Stage.....	26
4.4.2	Parameter Selection on PCB	27
5.	Layout	28
6.	References	30
7.	Legal information	31
7.1	Definitions	31
7.2	Disclaimers.....	31
7.3	Trademarks	31
8.	List of figures.....	32
9.	List of tables	33
10.	Contents.....	34

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>
 For sales office addresses, please send an email to:
salesaddresses@nxp.com

Date of release: 23 November 2010
 119431

Document identifier: AN119431