

AN11080

Using SPIFI on LPC1850 Rev 'A'

Rev. 1 — 1 July 2011

Application note

Document information

Info	Content
Keywords	LPC1857FET256, LPC1837FET256, LPC1827FET100, LPC1825FET100, LPC1823FET100, LPC1822FET100, LPC1817FET100, LPC1815FET100, LPC1813FET100, LPC1811FET100, LPC1800, SPIFI, SPI Flash Interface
Abstract	This application note describes how to develop a SPI Flash secondary bootloader for the LPC1800 family, rev 'A' version.



Revision history

Rev	Date	Description
1	20110701	Initial version.

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction

This application note describes how to write a SPI Flash secondary bootloader for the LPC1800 series, rev 'A' parts using the SPI Flash Interface (SPIFI) peripheral. The LPC1800, rev 'A', contains a basic SPIFI implementation that does not support execution-in-place. However, it is still possible to use the SPI Flash Interface (SPIFI) to load a boot program into the LPC1800 which can read additional code from SPIFI and start a main program or implement overlays. Using the SPIFI peripheral in combination with SPI Flash or QSPI Flash is a viable replacement for external NAND and NOR flash memory and can save board space. With the SPIFI controller's integrated cache memory, code execution-in-place could run as fast as 65 % to 70 % the speed of internal flash memory and could beat performance of 16-bit external nor flash. Ease-of-use is improved over NAND memory as serial flash maps directly into the processor's memory space and does not require use of a flash filesystem or wear leveling.

1.1 System setup

The software included with this application note was built with the Keil uVision IDE and runs on the LPC1850 board from Hitex which includes a Winbond quad SPI flash. The part on the board is the Winbond W25Q80BVS1G1004 which is an 8 Mb quad-SPI flash memory. Other single and quad-SPI flash memories from other vendors can be used but have not been tested on the Rev. 'A' LPC1800 silicon. On the LPC1800 and LPC4300 rev. 'A' silicon, the tested-and-supported devices list is expected to include 95 devices from 11 manufacturers. A preliminary version of this list is printed below:

Table 1. Supported SPI flash parts for Rev. 'A' silicon (preliminary)

Manufacturer	Part Numbers
AMIC	A25L512, A25L010, A25L020, A25L040, A25L080, A25L016, A25L032, A25LQ032
Atmel	AT25F512B, AT25DF021, AT25DF041A, AT25DF081A, AT25DF161, AT25DQ161, AT25DF321A, AT25DF641
Chingis	Pm25LD256, Pm25LD512, Pm25LD010, Pm25LD020, Pm25LD040, Pm25LQ032
Elite (ESMT)	F25L08P, F25L16P, F25L32P, F25L32Q
Eon	EN25F10, EN25F20, EN25F40, EN25Q40, EN25F80, EN25Q80, EN25QH16, EN25Q32, EN25Q64, EN25Q128
Gigadevice	GD25Q512, GD25Q10, GD25Q20, GD25Q40, GD25Q80, GD25Q16, GD25Q32, GD25Q64
Macronix	MX25L8006, MX25L8035, MX25L8036, MX25U8035, MX25L1606, MX25L1633, MX25L1635, MX25L1636, MX25U1635, MX25L3206, MX25L3235, MX25L3236, MX25U3235, MX25L6436, MX25L6445, MX25L6465, MX25L12836, MX25L12845, MX25L12865, MX25L25635, MX25L25735
Numonyx	M25P10, M25P20, M25P40, M25P80, M25PX80, M25P16, M25PX16, M25P32, M25PX32, M25P64, M25PX64, N25Q032, N25Q064, N25Q128
Spansion	S25FL004K, S25FL008K, S25FL016K, S25FL032K, S25FL032P, S25FL064K, S25FL064P, S25FL129P
SST	SST26VF016, SST26VF032, SST25VF064
Winbond	W25Q40, W25Q80, W25Q16, W25Q32, W25Q64

Below is a photo of the Hitex board with the LPC1800 Cortex-M3 microcontroller and Winbond quad SPI flash.




Fig 1. LPC1850 board from Hitex

To connect the demo, a USB cable or DC adapter are required to power the board. A USB-to-serial converter is required to see the output from the demo. A serial program should be connected to the serial port at 115,200 baud with no handshaking, 8 data bits, and 1 stop bit. Finally, a Keil uLink-2 or uLink-Pro should be connected to the connector labeled "X4 JTAG" and plugged into the PC loaded with Keil uVision4 software.

1.2 Board rework

The SPIFI programming portion of this application note can be completed with no changes to the Hitex board. However, to boot from SPIFI, a wire must be added between the right side of R87 and ground. If the EMC must be used in this design, then the wire should be changed to a 1K resistor- this will be enough to set the boot mode without disabling the EMC.

2. Secondary bootloader firmware

The firmware presented in this app note gives a demo of how to implement a secondary bootloader-like loader in the LPC1800 Rev 'A' parts.


2.1 Firmware overview

There is one project included with this app note, which can be compiled either in programmer mode (`#define SPIFI_PROGRAMMER 1`) or bootloader mode (`#define SPIFI_BOOTLOADER 1`). Since the programmer project must contain the data from the compilation of the bootloader project, the build must take place in a specific sequence.

Table 2. SPIFI bootloader build steps

Step number	Description
1	Build project with SPIFI_BOOTLOADER defined as 1.
2	Convert build output RAM\spifi_test.bin to spifi_bootloader_image.c file using bin2hex.pl or other conversion tool
3	Edit spifi_bootloader_image.c and add the ROM bootloader header. See spifi_test.c for an example.
4	Build project with SPIFI_PROGRAMMER defined as 1. The programmer project includes the bootloader code by including spifi_bootloader_image.c.

2.2 Firmware block diagram

**Fig 2. Secondary bootloader block diagram**

2.3 Expected output

From the Keil uVision4 IDE, select "Debug Project" on the SPIFI programmer after completing the build steps. The terminal program should show erasing and programming status. After programming is complete, if the board is reset, the terminal program should indicate that the contents of SPIFI are being read and checked. Each time a new block of

4 kB of data is read from SPIFI, it will be checked for correctness and the block number will be printed out in the terminal program using the UART.

```

COM3:115200baud - Tera Term VT
File Edit Setup Control Window Help
from the SPIFI_Programmer.
The SPIFI flash will now be programmed with the SPIFI_Bootlo
Erasing SPIFI...OK!
Programming bootloader image into SPIFI...Success!
Programming test sectors into SPIFI...
Block 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 2
1 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 5
1 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 8
1 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 10
116 117 118 119 120 121 122 123 124 125 126 127 Done!
Hello from the SPIFI_Bootloader.
The SPIFI flash will now be verified.
Verifying test sectors in SPIFI...
Block 28 63 111 22 122 69 125 12 56 43 107 98 86 113 57 24 8
99 122 14 73 49 48 12 111 95 70 106 117 109 60 40 91 91 18
101 84 96 51 83 42 126 121 33 96 124 31 79 118 90 37 93 108
9 71 14 18 125 85 4 80 99 67 90 110 41 17 16 108 79 63 38 74
0 36 39 55 62 2 45 69 52 64 19 51 10 94 89 1 64 92 127 47 86
9 121 88 20 87 39 110 114 93 53 100 48 67 35 58 78 9 113 112
7 27 82 6 97 105 8 4 7 23 30 98 13 37 20 32 115 19 106 62 57
4 88 75 11 2 118 17 89 56 116 55 7 78 82 61 21 68 16 35 3 26
21 13 92 72 123 123 50 102 65 73 104 100 103 119 126 66 109
28 63 111 22 122 69 125 12 56 43 107 98 86 113 57 24 84 23 1
2 14 73 49 48 12 111 95 70 106 117 109 60 40 91 91 18 70 33
96 51 83 42 126 121 33 96 124 31 79 118 90 37 93 108 24 11
4 18 125 85 4 80 99 67 90 110 41 17 16 108 79 63 38 74 85 77
9 55 62 2 45 69 52 64 19 51 10 94 89 1 64 92 127 47 86 58 5
88 20 87 39 110 114 93 53 100 48 67 35 58 78 9 113 112 76 47
2 6 97 105 8 4 7 23 30 98 13 37 20 32 115 19 106 62 57 97 32
5 11 2 118 17 89 56 116 55 7 78 82 61 21 68 16 35 3 26 46 10
92 72 123 123 50 102 65 73 104 100 103 119 126 66 109 5 116
111 22 122 69 125 12 56 43 107 98 86 113 57 24 84 23 103 46
3 49 48 12 111 95 70 106 117 109 60 40 91 91 18 70 33 41 72
83 42 126 121 33 96 124 31 79 118 90 37 93 108 24 11 75 66
25 85 4 80 99 67 90 110 41 17 16 108 79 63 38 74 85 77 28 8
2 2 45 69 52 64 19 51 10 94 89 1 64 92 127 47 86 58 5 61 76
87 39 110 114 93 53 100 48 67 35 58 78 9 113 112 76 47 31 6
105 8 4 7 23 30 98 13 37 20 32 115 19 106 62 57 97 32 60 95
118 17 89 56 116 55 7 78 82 61 21 68 16 35 3 26 46 105 81 8
123 123 50 102 65 73 104 100 103 119 126 66 109 5 116 0 83

```

Fig 3. SPIFI programmer and bootloader output

2.4 Conclusion

Despite known errata in the LPC1800 Rev '-' version, the SPIFI peripheral can be used for booting and loading additional data. Recommendations are to ensure that all reads and writes to the SPIFI peripheral consists of large blocks such as 4 kB. Random access should be done with the same size blocks. No byte or half-word operations should be done, only 32-bit words. Execute-in-place is not supported yet and performance does not match what is expected from the Rev. 'A' silicon.

3. Legal information

3.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

3.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or

customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

3.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

4. Contents

1. Introduction3

1.1 System setup3

1.2 Board rework.....4

2. Secondary bootloader firmware.....4

2.1 Firmware overview4

2.2 Firmware block diagram.....5

2.3 Expected output5

2.4 Conclusion6

3. Legal information7

3.1 Definitions7

3.2 Disclaimers.....7

3.3 Trademarks7

4. Contents.....8

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.