

# AN10998

## BGX7221 evaluation board application note

Rev. 1.0 — 17 August 2012

Application note

### Document information

Info	Content
<b>Keywords</b>	BGX7221, down-mixer, EVB, IP3, CP1, NF, PCB
<b>Abstract</b>	This application note describes the BGX7221 evaluation board (EVB) design and its performances. BGX7221 is a dual down-conversion mixer designed for base station applications. This EVB includes the required IF transformer in order for differential to single ended impedance transformation, and ease of evaluation with 50Ohm standard SMA connectors.



## Revision history

Rev	Date	Description
1.0	20120817	initial version

## Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 1. Introduction

Evaluation of BGX7221 is done on the evaluation board A723 v1 (EVB) described in this document.

This document provides the EVB circuit schematic, the bill of materials of the board, the information about PCB technology and its artwork, list of equipments for a typical test set-up required to evaluate the device, and finally the typical test results expected to be obtained.

## 2. Product Description

The BGX7221 device combines a pair of HIGH performance, HIGH linearity down-mixers for use in receivers having a common local oscillator, for instance having main and diversity paths. The device covers the frequency range from 1700 MHz to 2700 MHz. Each mixer provides an 1 dB input compression point ( $ICP_{1dB}$ ) above 13 dBm, with an input third-order intercept point (IIP3) of 26 dBm. The small-signal Noise Figure (NF) is below 10 dB whereas under large signal blocking conditions the NF is degraded to 19 dB. Isolation between mixers is at least 40 dB.




Fig 1. Pin description


Each mixer, A and B employs a transformer to convert the single-ended RF input into a differential signal to drive the passive MOS mixer. The MOS mixer directly drives the IF amplifier. Its open-collector outputs deliver the differential signal into an external transformer load, referenced to the 5 V supply for maximum signal swing. Each mixer can be independently powered-off by a combination of POFF\_1 and POFF\_2.

The dual paths allow diversity operation with a common LO path. A transformer at the LO input converts the single-ended RF into a differential signal to drive the LO buffer.

## 3. EVB Circuit Description

The evaluation board is illustrated in [Fig 2](#) associated with its schematic in [Fig 3](#).





aaa-004770

Fig 3. Evaluation board schematic

Table 1. Bill Of Material (BOM) of BGX7221 EVB, IF matching at 200 MHz

Reference	Part	Values	Description	Package	Vendors	Qty
C1, C25	Cc 4.7 $\mu$ F/16 V	4.7 $\mu$ F/16 V	capacitor	0805	Murata	2
S1, S2	SECME 1K2		change over switch		Eao	2
T1, T2, T3	2 mm 200-52 Banana Plug		supply connector		Multicontact	3
RX1, RX2, RX3, RX4, RX5	142-0701-851		SMA connector, 50 Ohm		Emerson/Johnson	5
L1, L9	BLM18SG700TN1D		ferrite bead	0603	Murata	2
C3, C26, C6, C21	GRM1555	150 pF	capacitor	0402	Murata	4
C5, C22	GRM1555	1 nF	capacitor	0402	Murata	2
C12, C17, C20, C30	GRM1555	18 pF	capacitor	0402	Murata	4
C11, C18, C29, C31	GRM1555	100 nF	capacitor	0402	Murata	4
C9, C10, C14, C16		0 $\Omega$	resistor	0402	Rohm	4
C27, C28	GRM1555	15 pF	capacitor	0402	Murata	2
L2, L3, L7, L8	BLM18AG102SN1D		ferrite bead	0603	Murata	4
L4, L5, L6		NC		0603		
R1, R4		NC		0402		
L10		NC		0402		
R2, R3, C2, C4, C13, C23, C24		0 $\Omega$	resistor	0402	Rohm	7
TR1, TR2	TC4-1W-G2		IF transformer	AT224-3	Mini-circuits	2
U1	BGX7221		Dual mixer	HVQFN36	NXP	1





Fig 4. Evaluation board component placement








Fig 6. Evaluation board inner layer\_1 PCB layout




Fig 7. Evaluation board inner layer\_2 PCB layout




Fig 8. Evaluation board bottom layer PCB layout

	top layer: 35 $\mu\text{m}$	
	FR4 HTG: 254 $\mu\text{m}$	
	GND plane 1: 70 $\mu\text{m}$	
	FR4 HTG: 200 $\mu\text{m}$	
	GND plane 2: 70 $\mu\text{m}$	
	FR4 HTG: 254 $\mu\text{m}$	
	bottom layer: 70 $\mu\text{m}$	

aaa-004777

- (1) Etching class: Class5 standard.
- (2) Minimum copper conductor with: 150  $\mu\text{m}$ .
- (3) Minimum conductor spacing: 150  $\mu\text{m}$ .
- (4) Ni-Au (Cobalt) finishing: 3  $\mu\text{m}$  - 25  $\mu\text{m}$  of nickel and 0.1  $\mu\text{m}$  – 1.5  $\mu\text{m}$  of gold.
- (5) Board dimension: 32.25 mm x 39 mm.
- (6) Solder mask both sides green color.
- (7) Silkscreen on top layer white color.
- (8) Finished thickness: 1 mm +/- 10 %.
- (9) Top layer 460  $\mu\text{m}$  traces are controlled impedance, 50  $\Omega$  lines.

Fig 9. Evaluation board stack up

## 4. Test setup




Fig 10. Test setup block diagram

## 5. Quick start

The BGX7221 EVB kit is fully assembled and factory tested.

### 5.1 Test equipment required

[Fig 10](#) shows the equipment required to verify the operation of the BGX7221 EVB kit. It is intended as a guide only, and some substitutions are possible.

### 5.2 Connections

This section provides a step-by-step guide to testing the basic functionality of the EV kit. As a general precaution to prevent damaging the outputs by driving high-VSWR loads, **do not turn on DC power or RF signal generators until all connections are made:**

- 1) Connect 3 dB pads to the DUT ends of each RF signal generators' SMA cables (RF Main/RF Div/LO in) and 3 dB pad to the DUT output (IF Main/IF Div). This padding improves VSWR, and reduces the errors due to mismatch.

- 2) Measure loss in 3 dB pads and cables. Use this loss as an offset in all output power/gain calculations.
- 3) Disable all RF signal sources.
- 4) Connect the signal sources to the appropriate SMA inputs. The RF input can be connected to either the RF Main or RF Div inputs, depending on test.
- 5) Set the RF signal generators according to the following:
  - RF signal source: -10 dBm into DUT at 1900 MHz
  - LO signal source: 0 dBm into DUT at 1700 MHz ( $f_{IF} = 200$  MHz)
- 6) According to the table 2, put the POFF\_1 and POFF\_2 to logical level 1 via the switches S1 and S2. Set the DC supply to +5.0 V and set a current limit around 500 mA, if possible. Connect supplies to the EVB kit through the ammeter. Turn ON the supply.
- 7) Enable the LO and the RF sources.
- 8) Power-on the mixer, put the POFF\_1 and POFF\_2 to logical level 0 via the switches S1 and S2.  
  
Readjust the supply to get +5.0 V at the EVB kit. There will be a voltage drop across the ammeter when the mixer is drawing current.
- 9) Shutdown the mixer, put the POFF\_1 and POFF\_2 to logical level 1 via the switches S1 and S2.

**Table 2. Power-up control**

Mode	Description	Function	POFF_1	POFF_2
Active	mixers A and B fully active	shutdown disabled	0	0
Idle	mixers A and B fully OFF; current supplied to LO buffer	shutdown enabled	1	0
Main	mixer A active and mixer B OFF	partial shutdown	0	1
Diversity	mixer A OFF and mixer B active	partial shutdown	1	1

## 6. Legal information

### 6.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 6.2 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine

whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Evaluation products** — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

## 7. List of figures

---

Fig 1.	Pin description .....	3
Fig 2.	Evaluation board .....	4
Fig 3.	Evaluation board schematic .....	5
Fig 4.	Evaluation board component placement.....	7
Fig 5.	Evaluation board top layer PCB layout .....	8
Fig 6.	Evaluation board inner layer_1 PCB layout.....	9
Fig 7.	Evaluation board inner layer_2 PCB layout.....	10
Fig 8.	Evaluation board bottom layer PCB layout.....	11
Fig 9.	Evaluation board stack up.....	11
Fig 10.	Test setup block diagram.....	12

## 8. List of tables

---

Table 1.	Bill Of Material (BOM) of BGX7221 EVB, IF matching at 200 MHz .....	6
Table 2.	Power-up control.....	13



## 9. Contents

---

<b>1.</b>	<b>Introduction .....</b>	<b>3</b>
<b>2.</b>	<b>Product Description .....</b>	<b>3</b>
<b>3.</b>	<b>EVB Circuit Description .....</b>	<b>3</b>
<b>4.</b>	<b>Test setup .....</b>	<b>12</b>
<b>5.</b>	<b>Quick start.....</b>	<b>12</b>
5.1	Test equipment required .....	12
5.2	Connections .....	12
<b>6.</b>	<b>Legal information .....</b>	<b>14</b>
6.1	Definitions .....	14
6.2	Disclaimers.....	14
6.3	Trademarks.....	14
<b>7.</b>	<b>List of figures.....</b>	<b>15</b>
<b>8.</b>	<b>List of tables .....</b>	<b>16</b>
<b>9.</b>	<b>Contents.....</b>	<b>17</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

---

© NXP B.V. 2012.

All rights reserved.

For more information, visit: <http://www.nxp.com>  
For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 17 August 2012

Document identifier: AN10998