



2-bit I3C Bus Buffer with Voltage Level Translation Evaluation Board

P3B1602-EVB NEW

Preproduction


このページでは、試作品の情報を掲載しています。ここに記載されている仕様や情報は、予告なく変更されることがあります。追加情報については、または営業担当者にお問い合わせください。

Last Updated: Sep 7, 2026

The P3B1602DP-EVB evaluation board is designed to enable easy testing, validation, and design-in of the P3B1602DP, a 2-bit I3C buffer with integrated auto-direction sensing and bidirectional voltage-level translation.

The standalone evaluation board is populated with series resistors that can be reworked during evaluation. It also supports the selection of different capacitive loads, allowing performance evaluation under various bus-loading conditions.

Evaluation Board Circuit Block Diagram



View additional information for [2-bit I3C Bus Buffer with Voltage Level Translation Evaluation Board](#).

Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2026 NXP B.V.