



Single-chip 16/32-bit Arm® microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC and external memory interface

LPC2214FBD144

新規採用非推奨

このページでは、新規設計を推奨しない製品に関する情報を掲載しています。


Last Updated: Apr 8, 2022

The LPC2212/2214 are based on a 16/32-bit Arm7TDMI-S™ CPU with real-time emulation and embedded trace support, together with 128/256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with minimal performance penalty.

With their 144-pin package, low power consumption, various 32-bit timers, 8-channel 10-bit ADC, PWM channels and up to nine external interrupt pins these microcontrollers are particularly suitable for industrial control, medical systems, access control and point-of-sale. Number of available fast GPIOs ranges from up to 76 pins (with external memory) through up to 112 pins (single-chip). With a wide range of serial communications interfaces, they are also very well suited for communication gateways, protocol converters and embedded soft modems as well as many other general-purpose applications.

Remark: Throughout the data sheet, the term LPC2212/2214 will apply to devices with and without the /00 or /01 suffixes. The /00 or the /01 suffix will be used to differentiate from other devices only when necessary.

Block diagram: LPC2212FBD144, LPC2214FBD144 Block Diagram



View additional information for [Single-chip 16/32-bit Arm® microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC and external memory interface.](#)

Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2024 NXP B.V.