



10-Bit Bidirectional Low-Voltage Translator

GTL2010PW

アーカイブス

このページには、製造中止（生産終了）となった製品の情報が記載されています。本ページに記載されている仕様および情報は、過去の参考情報です。


Last Updated: Oct 25, 2023

The Gunning Transceiver Logic - Transceiver Voltage Clamps (GTL-TVC) provide high-speed voltage translation with low ON-state resistance and minimal propagation delay. The GTL2010 provides 10 NMOS pass transistors (S_n and D_n) with a common gate (GREF) and a reference transistor (SREF and DREF). The device allows bidirectional voltage translations between 1.0 V and 5.0 V without use of a direction pin.


When the S_n or D_n port is LOW, the clamp is in the ON-state and a low resistance connection exists between the S_n and D_n ports. Assuming the higher voltage is on the D_n port, when the D_n port is HIGH the voltage on the S_n port is limited to the voltage set by the reference transistor (SREF). When the S_n port is HIGH, the D_n port is pulled to VCC by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control.

All transistors have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the transistors is symmetrical. Because all transistors in the device are identical, SREF and DREF can be located on any of the other ten matched S_n/D_n transistors, allowing for easier board layout. The translator's transistors provide excellent ESD protection to lower voltage devices and at the same time protect less ESD-resistant devices.

GTL2010 Block Diagram



GTL2000DGG, GTL2000DL, GTL2010BS, GTL2010PW Block Diagram



Note: The information on this document is subject to change without notice.

www.nxp.com

NXP and the NXP logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. © 2024 NXP B.V.